ATAR080 member Atmel's family 4-bit single-chip microcontrollers. cont

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

ATAR080 member Atmel's family 4-bit single-chip microcontrollers. cont

Datasheet Thumbnail

Top Searches for this datasheet

Very Power Consumption Active, Power-down Sleep Mode 2-Kbyte ROM, 4-bit Bi-directional I/Os External/Internal Interrupt Sources Multifunction Timer/Counter Programmable System-clock with Prescaler Five Different Clock Sources Wide Supply-voltage Range (1.8 Very Sleep Current Synchronous Serial Interface (2-wire, 3-wire) Watchdog, Brown-out Function Voltage Monitoring Inclusive Lo_BAT Detection Flash Controller ATAM893 available (SSO20)
ATAR080 member Atmel's family 4-bit single-chip microcontrollers. contains ROM, RAM, parallel ports, 8-bit programmable multifunction timer/counter with modulator function, voltage supervision, interval timer with watchdog function sophisticated on-chip clock generation with external clock input, integrated RC-, 32-kHz 4-MHz crystal-oscillators. Figure Block Diagram
NRST/ OSC1 OSC2
Low-current Microcontroller Wireless Communication ATAR080
Brown-out protect RESET Voltage monitor External input
External Crystal oscillators oscillators clock input Clock management UTCM Timer interval- watchdog timer Timer 8/12-bit timer with modulator Serial interface
Data direction
BP20/NTE
Port
MARC4 4-bit core
BP21 BP22 BP23
Data direction alternate function Port
Data direction interrupt control Port
BP40 BP42 INT3 BP43 INT3 BP41
BP50 BP52 INT6 INT1 BP53 BP51 INT1 INT6
Rev. 4675A-4BMCU-03/03
Configuration
Figure Pinning SSO20
BP40/INT3/SC BP53/INT1 BP52/INT1 BP51/INT6 BP50/INT6 OSC1 NRST/ OSC2
BP43/INT3/SD BP42/T2O BP41/VMI/T2I BP23 BP22 BP21 BP20/NTE
ATAR080
BP20 BP21 BP22 BP23 BP40 BP41 BP42 BP43 BP50 BP51 BP52 BP53 OSC1 NRST/ OSC2 Type Function Supply voltage Circuit ground connected connected Bi-directional line Port Bi-directional line Port Bi-directional line Port Bi-directional line Port Bi-directional line Port Bi-directional line Port Bi-directional line Port Bi-directional line Port Bi-directional line Port Bi-directional line Port Bi-directional line Port Bi-directional line Port connected connected Oscillator input Reset input/output Oscillator output Alternate Funtion test mode enable, section "Master Reset" serial clock INT3 external interrupt input voltage monitor input external clock input Timer Timer output serial data INT3-external interrupt input INT6 external interrupt input INT6 external interrupt input INT1 external interrupt input INT1 external interrupt input 4-MHz crystal input 32-kHz crystal input external clock input external trimming resistor input 4-MHz crystal output 32-kHz crystal output NRST (mask option) external clock input SSO20 Reset State Input Input Input Input Input Input Input Input Input Input Input Input Input
ATAR080
4675A-4BMCU-03/03
ATAR080
Introduction
ATAR080 member Atmel's family 4-bit single-chip microcontrollers. They contain ROM, RAM, parallel ports, 8-bit programmable multifunction timer/counter, voltage supervision, interval timer with watchdog function sophisticated on-chip clock generation with integrated RC-, 32-kHz 4-MHz crystaloscillators. MARC4 microcontroller consists advanced stack-based, 4-bit core on-chip peripherals. based Harvard architecture with physically separated program memory (ROM) data memory (RAM). Three independent buses, instruction bus, memory bus, used parallel communication between ROM, peripherals. This enhances program execution speed allowing both instruction prefetching, simultaneous communication on-chip peripheral circuitry. extremely powerful integrated interrupt controller with associated eight prioritized interrupt levels supports fast efficient processing hardware events. MARC4 designed high-level programming language qFORTH. core includes both, expression return stack. This architecture enables high-level language programming without loss efficiency code density. Figure MARC4 Core
MARC4 Architecture General
MARC4 CORE
Reset Program memory 4-bit
Reset Clock
Instruction Memory Instruction decoder Interrupt controller
System clock Sleep
On-chip peripheral modules
4675A-4BMCU-03/03
Components MARC4 Core
Figure
1F8h 1F0h 1E8h 1E0h
7FFFh
180h
SCALL addresses
bit)
140h 100h 080h 040h
1FFh
Zero page
000h
018h 010h 008h
008h 000h
core contains ROM, RAM, ALU, program counter, address registers, instruction decoder interrupt controller. following sections describe each functional block more detail.
program memory (ROM) mask programmed with customer application program during fabrication microcontroller. addressed 12-bit wide program counter, thus predefining maximum program bank size Kbytes. additional 1-Kbyte exists, which reserved quality control self-test software lowest user address segment taken 512-byte Zero page which contains predefined start addresses interrupt service routines special subroutines accessible with single byte instructions (SCALL). corresponding memory shown Figure Look-up tables constants also held accessed MARC4's built-in table instruction.
ATAR080 contains 4-bit wide static random access memory (RAM), which used expression stack. return stack data memory used variables arrays. addressed four 8-bit wide address registers 4-bit wide expression stack addressed with expression stack pointer (SP). arithmetic, memory reference operations take their operands, return their results expression stack. MARC4 performs operations with stack items (TOS TOS-1). register contains element expression stack works same accumulator. This stack also used passing parameters between subroutines scratch area temporary storage data. 12-bit wide return stack addressed return stack pointer (RP). used storing return addresses subroutines, interrupt routines keeping loop index counts. return stack also used temporary storage area. MARC4 instruction supports exchange data between elements expression stack return stack. stacks within have user definable location maximum depth.
Expression Stack
Return Stack
ATAR080
4675A-4BMCU-03/03
ATAR080
Figure
(192 4-bit) Autosleep Global variables
Expression stack
TOS-1 TOS-2
TOS-1
4-bit Expression stack Return stack Global variables 12-bit
Return stack
Registers
Program Counter (PC)
microcontroller seven programmable registers condition code register (see Figure program counter 12-bit register which contains address next instruction fetched from ROM. Instructions currently being executed decoded instruction decoder determine internal micro-operations. linear code calls branches), program counter incremented with every instruction cycle. branch-, call-, return-instruction interrupt executed, program counter loaded with address. program counter also used with table instruction fetch 8-bit wide constants.
Figure Programming Model
Program counter
Return stack pointer
Expression stack pointer
address register
address register
stack register
Condition code register
Interrupt enable Branch Reserved Carry/borrow
4675A-4BMCU-03/03
Address Registers
addressed with four 8-bit wide address registers: These registers allow access nibbles. stack pointer contains address next-to-top 4-bit item (TOS-1) expression stack. pointer automatically pre-incremented nibble moved onto stack post-decremented nibble removed from stack. Every post-decrement operation moves item (TOS-1) register before decremented. After reset, stack pointer initialized with allocate start address expression stack area. return stack pointer points element 12-bit wide return stack. pointer automatically pre-increments element moved onto stack, postdecrements element removed from stack. return stack pointer increments decrements steps This means that every time 12-bit element stacked, 4-bit location left unwritten. This location used qFORTH compiler allocate 4-bit variables. After reset return stack pointer initialized FCh. registers used address 4-bit item RAM. fetch operation moves addressed nibble onto TOS. store operation moves addressed location. using either pre-increment post-decrement addressing modes, arrays compared, filled moved. stack register accumulator MARC4. arithmetic/logic, memory reference operations this register. register receives data from ALU, ROM, bus. 4-bit wide condition code register contains branch, carry interrupt enable flag. These bits indicate current state CPU. flags reset operations. instructions SET_BCF, TOG_BF, CCR! allow direct manipulation condition code register. carry/borrow flag indicates that borrowing carrying Arithmetic Logic Unit (ALU) occurred during last arithmetic operation. During shift rotate operations, this used fifth bit. Boolean operations have effect C-flag. branch flag controls conditional program branching. Should branch flag have been previous instruction conditional branch will cause jump. This flag affected arithmetic, logic, shift, rotate operations. interrupt enable flag globally enables disables triggering interrupt routines with exception non-maskable reset. After reset executing instruction, interrupt enable flag reset thus disabling interrupts. core will accept further interrupt requests until interrupt enable flag been again either executing SLEEP instruction.
Expression Stack Pointer (SP)
Return Stack Pointer (RP)
Address Registers
Stack (TOS)
Condition Code Register (CCR)
Carry/Borrow
Branch
Interrupt Enable
ATAR080
4675A-4BMCU-03/03
ATAR080
Figure Zero-address Operations
TOS-1 TOS-2 TOS-3 TOS-4
4-bit performs arithmetic, logical, shift rotate operations with elements expression stack (TOS TOS-1) returns result TOS. operations affect carry/borrow branch flag condition code register (CCR).
ports registers peripheral modules mapped. communication between core on-chip peripherals take place associated control. With MARC4 instructions, allows direct read write access primary addresses. More about access on-chip peripherals described section "Peripheral Modules". internal accessible customer final microcontroller device, used interface MARC4 emulation (see section "Emulation"). MARC4 instruction optimized high level programming language qFORTH. Many MARC4 instructions qFORTH words. This enables compiler generate fast compact program code. instruction pipeline allowing controller prefetch instruction from same time present instruction being executed. MARC4 zero address machine, instructions containing only operation performed source destination address fields. operations implicitly performed data placed stack. There byte instructions which executed within machine cycles. MARC4 machine cycle made system clock cycles (SYSCL). Most instructions only byte long executed single machine cycle. more information refer "MARC4 Programmer's Guide".
Instruction
4675A-4BMCU-03/03
Interrupt Structure
MARC4 handle interrupts with eight different priority levels. They generated from internal external interrupt sources software interrupt from itself. Each interrupt level hard-wired priority associated vector service routine (see Table programmer postpone processing interrupts resetting interrupt enable flag CCR. interrupt occurrence will still registered, interrupt routine only starts after flag set. interrupts masked, priority individually software configured programming appropriate control register interrupting module (see section "Peripheral Modules").
Figure Interrupt Handling
INT7
Priority level
INT5
INT7 active
Main Autosleep INT3
INT5 active
INT2 INT3 active INT2 pending INT2 active SWI0
INT0 pending
INT0 active Main Autosleep
Time
Interrupt Processing
order able process eight interrupt levels, MARC4 contains interrupt controller with 8-bit wide "interrupt pending" "interrupt active" registers. interrupt controller samples interrupt requests during every non-I/O instruction cycle latches these interrupt pending register. higher priority interrupt present interrupt active register, signals interrupt current program execution. interrupt enable set, processor enters interrupt acknowledge cycle. During this cycle short call (SCALL) instruction service routine executed current saved return stack. interrupt service routine completed with instruction. This instruction resets corresponding bits interrupt pending/active register fetches return address from return stack program counter. When interrupt enable flag reset (triggering interrupt routines disabled), execution interrupt service routines inhibited logging interrupt requests interrupt pending register. execution interrupt delayed until interrupt enable flag again. Note that interrupts only lost interrupt request occurs while corresponding pending register still (i.e., interrupt service routine finished).
ATAR080
4675A-4BMCU-03/03
ATAR080
should noted that automatic stacking carried hardware, therefore, banking used, must stacked expression stack application program restored before RTI. After master reset (power-on, brown-out watchdog reset), interrupt enable flag interrupt pending interrupt active register reset.
Interrupt Latency
interrupt latency time from occurrence interrupt interrupt service routine being activated. This extremely short (taking between machine cycles depending state core).
Address 040h 080h 0C0h 100h 140h 180h 1C0h 1E0h
Table Interrupt Priority Table
Interrupt INT0 INT1 INT2 INT3 INT4 INT5 INT6 INT7 Priority lowest
Interrupt Opcode (SCALL 040h) (SCALL 080h) (SCALL 0C0h) (SCALL 100h) (SCALL 140h) (SCALL 180h) (SCALL 1C0h) (SCALL 1E0h)
Function Software interrupt (SWI0) External hardware interrupt, edge BP52 BP53 Timer interrupt interrupt external hardware interrupt BP40 BP43 Timer interrupt Software interrupt (SW15) External hardware interrupt, edge BP50 BP51 Voltage monitor (VM) interrupt
highest
Table Hardware Interrupts
Interrupt Mask Interrupt INT1 INT2 INT3 INT4 INT6 INT7 Register P5CR SISC T2CM P5CR P52M1, P52M2 P53M1, P53M2 T1IM T2IM P50M1, P50M2 P51M1, P51M2 Interrupt Source edge BP52 edge BP53 Timer buffer full/empty BP40/BP43 interrupt Timer compare match/overflow edge BP50 edge BP51 External/internal voltage monitoring
Software Interrupts
programmer generate interrupts using software interrupt instruction (SWI), which supported qFORTH predefined macros named SWI0.SWI7. software triggered interrupt operates exactly like hardware triggered interrupt. instruction takes elements from expression stack writes corresponding bits interrupt pending register. Therefore, using instruction, interrupts re-prioritized lower priority processes scheduled later execution. ATAR080, there eleven hardware interrupt sources with seven different levels. Each source masked individually mask bits corresponding control registers. overview possible hardware configurations shown Table
Hardware Interrupts
4675A-4BMCU-03/03
Master Reset
master reset forces into well-defined condition. unmaskable activated independent current program state. triggered either initial supply power-up, short collapse power supply, brown-out detection circuitry, watchdog time-out, external input clock supervisor stage (see Figure master reset activation will reset interrupt enable flag, interrupt pending register interrupt active register. During power-on reset phase, control signals reset mode thereby initializing on-chip peripherals. bi-directional ports input mode.
Attention: During reset phase, BP20/NTE input driven towards additional internal strong pull-up transistor. This must pulled down during reset external circuitry representing resistor less than
Releasing reset results short call instruction (opcode C1h) address 008h. This activates initialization routine $RESET which turn initialize necessary variables, stack pointers peripheral configuration registers (see Table
Figure Reset Configuration
Pull-up NRST Reset timer Internal reset
CL=SYSCL/4 Power-on reset
Brown-out detection
Watchdog
Ext. clock supervisor
ExIn
Power-on Reset Brown-out Detection
ATAR080 fully integrated power-on reset brown-out detection circuitry. reset generation external components needed These circuits ensure that core held reset state until minimum operating supply voltage been reached. reset condition will also generated should supply voltage drop momentarily below minimum operating level except when power-down mode activated (the core SLEEP mode peripheral clock stopped). this power-down mode brown-out detection disabled. values brown-out voltage threshold programmable register.
ATAR080
4675A-4BMCU-03/03
ATAR080
Figure Brown-out Detection
1.95 1.65
Reset Reset (typically)
Note:
brown-out voltage threshold. (1.65 reset value). high brown-out voltage threshold (1.95
power-on reset pulse generated rise across default voltage level (1.65 brown-out reset pulse generated when falls below brown-out voltage threshold. values brown-out voltage threshold programmable register. When controller runs upper supply voltage range with high system clock frequency, high threshold must used. When runs with lower system clock frequency, threshold wider supply voltage range chosen. further details, electrical specification register description programming.
Watchdog Reset
watchdog's function enabled WDC-register triggers reset with every watchdog counter overflow. supress watchdog reset, watchdog counter must regularly reset reading watchdog register address (CWD). reacts exactly same manner reset stimulus from above sources. external input clock supervisor function enabled external input clock selected within registers clock module. reacts exactly same manner reset stimulus from above sources. voltage monitor consists comparator with internal voltage reference. used supervise supply voltage external voltage pin. comparator supply voltage three internal programmable thresholds lower threshold (2.15 middle threshold (2.55 higher threshold: (2.95 external voltages pin, comparator threshold 1.25 VMS-bit indicates supervised voltage below (VMS above (VMS this threshold. interrupt generated when VMS-bit reset detect rising falling slope. voltage monitor interrupt (INT7) enabled when interrupt mask (VIM) reset VMC-register.
External Clock Supervisor
Voltage Monitor
4675A-4BMCU-03/03
Figure Voltage Monitor
Voltage monitor BP41/ INT7
VMST
Voltage Monitor Control/ Status Register
VMC: Write VMST: Read reserved
Primary register address: 'F'hex
Reset value: 1111b Reset value: xx11b
VM2: VM1: VM0:
Voltage monitor Mode Voltage monitor Mode Voltage monitor Mode
Table
Function Disable voltage monitor External (VIM input), internal reference threshold (1.25 interrupt with negative slope allowed External (VMI input), internal reference threshold (1.25 interrupt with positive slope Internal (supply voltage), high threshold (2.95 interrupt with negative slope Internal (supply voltage), middle threshold (2.55 interrupt with negative slope Internal (supply voltage), threshold (2.15 interrupt with negative slope allowed
ATAR080
4675A-4BMCU-03/03
ATAR080
Voltage Interrupt Mask
voltage monitor interrupt enabled voltage monitor interrupt disabled
Voltage Monitor Status
voltage comparator input below Vref voltage comparator input above Vref
Figure Internal Supply Voltage Supervisor
threshold High threshold
2.95 2.55 2.15
threshold High threshold
Figure External Input Voltage Supervisor
Internal reference level Negative slope 1.25 Positive slope Interrupt negative slope Interrupt positive slope
Clock Generation
Clock Module
ATAR080 contains clock module with different internal oscillator types: RC-oscillators, 4-MHz crystal oscillator 32-kHz crystal oscillator. pins OSC1 OSC2 interface connect crystal either 4-MHz, 32-kHz crystal oscillator. OSC1 used input external clocks connect external trimming resistor RC-oscillator necessary circuitry, except crystal trimming resistor, integrated on-chip. these oscillator types external input clock selected generate system clock (SYSCL). applications that require exact timing, possible fully integrated RC-oscillator without external components. RC-oscillator center frequency tolerance better than 50%. RC-oscillator trimmable oscillator whereby oscillator frequency trimmed with external resistor attached between OSC1 GND. this configuration, RC-oscillator frequency maintained stable within tolerance ±15% over full operating temperature voltage range.
4675A-4BMCU-03/03
clock module programmable software with clock management register (CM) system configuration register (SC). required oscillator configuration selected with OS1-bit OS0-bit register. programmable 4-bit divider stage allows adjustment system clock speed. special feature clock management that external oscillator used switched port power-down mode. Before external clock switched off, internal RC-oscillator must selected with CCS-bit then SLEEP mode activated. this state interrupt wake controller with RC-oscillator, external oscillator activated selected software. synchronization stage avoids clock periods that short clock source clock speed changed. external input clock selected, supervisor circuit monitors external input generates hardware reset external clock source fails drops below more than
Figure Clock Module
OSC1 Oscin
Ext. clock
ExIn ExOut Stop
oscillator
Divider 4Out Stop
SYSCL
oscillator2
Trim RCOut2 Stop Stop
RCOut1 Control
4-MHz oscillator
Oscin Oscout OSC2 Oscout
32-kHz oscillator
Oscin Oscout 32Out Osc-Stop Sleep Cin/16 NSTOP CSS1 CSS0 SUBCL
Table Clock Modes
Clock Source SYSCL Mode RC-oscillator (intern) RC-oscillator (intern) RC-oscillator (intern) RC-oscillator (intern) External input clock RC-oscillator with external trimming resistor 4-MHz oscillator 32-kHz oscillator Clock Source SUBCL Cin/16 Cin/16 Cin/16
clock module generates output clocks. system clock (SYSCL) other periphery (SUBCL). SYSCL supply core peripherals SUBCL supply only peripherals with clocks. modes clock sources programmable with OS1-bit OS0-bit register CCS-bit CM-register.
ATAR080
4675A-4BMCU-03/03
ATAR080
Oscillator Circuits External Clock Input Stage
RC-oscillator Fully Integrated
ATAR080 consists four different internal oscillators: RC-oscillators, 4-MHz crystal oscillator, 32-kHz crystal oscillator external clock input stage. timing insensitive applications, possible fully integrated RC-oscillator operates without external components saves additional costs. RC-oscillator center frequency tolerance better than ±50% over full temperature voltage range. basic center frequency RC-oscillator MHz. RC-oscillator selected default after power-on reset.
Figure RC-oscillator
oscillator RcOut1 Stop RcOut1 Osc-Stop
Control
External Input Clock
OSC1 OSC2 (mask option) driven external clock source provided meets specified duty cycle, rise fall times input levels. Additionally, external clock stage contains supervisory circuit input clock. supervisor function controlled OS1, OS0-bit register CCS-bit CMregister. external input clock fails CM-register, supervisory circuit generates hardware reset. input clock failed frequency less than more than
Figure External Input Clock
Ext. input clock Ext. Clock OSC1 ExIn Stop ExOut
RcOut1 Osc-Stop
OSC2
Clock monitor
Supervisor Reset Output (Res) Enable Disable Disable
4675A-4BMCU-03/03
RC-oscillator with External Trimming Resistor
RC-oscillator high resolution trimmable oscillator whereby oscillator frequency trimmed with external resistor between OSC1 VSS. this configuration, RC-oscillator frequency maintained stable within tolerance ±15% over full operating temperature voltage range from example: output frequency RC-oscillator MHz, obtained connecting resistor Rext (see Figure 17).
Figure RC-oscillator
oscillator OSC1 Trim Stop RcOut2 RcOut2 Osc-Stop
4-MHz Oscillator
ATAR080 4-MHz oscillator options need crystal ceramic resonator connected OSC1 OSC2 pins establish oscillation. necessary oscillator circuitry integrated, with exception actual crystal, resonator capacitors
Figure 4-MHz Crystal Oscillator
OSC1 Oscin 4Out XTAL OSC2 4-MHz oscillator Oscout Stop 4Out
Osc-Stop
Figure Ceramic Resonator
OSC1 Oscin 4Out Cer. OSC2 4-MHz oscillator Oscout Stop 4Out
Osc-Stop
ATAR080
4675A-4BMCU-03/03
ATAR080
32-kHz Oscillator
Some applications require long-term time keeping resolution timing. this case, on-chip, power 32-kHz crystal oscillator used generate both SUBCL SYSCL. this mode, power consumption greatly reduced. 32-kHz crystal oscillator stopped while power-down mode operation.
Figure 32-kHz Crystal Oscillator
OSC1 Oscin 32Out XTAL OSC2 32-kHz oscillator Oscout 32Out
Clock Management
Clock Management Register (CM)
clock management register controls system clock divider synchronization stage. Writing this register triggers synchronization cycle.
Auxiliary register address: '3'hex NSTOP CSS1 CSS0 Reset value: 1111b
NSTOP
STOP peripheral clock NSTOP stops peripheral clock while core SLEEP mode NSTOP enables peripheral clock while core SLEEP mode Core Clock Select internal RC-oscillator generates SYSCL 4-Mhz crystal oscillator, 32-kHz crystal oscillator, external clock source RC-oscillator with external resistor OSC1 generates SYSCL dependent setting system configuration register Core Speed Select Core Speed Select
CSS1 CSS0
CSS1
CSS0
Divider
Note Reset value
System configuration Register (SC)
write
Primary register address: '3'hex Reset value: 1x11b
4675A-4BMCU-03/03
Brown-Out Threshold brown-out voltage threshold (1.65 high brown-out voltage threshold (1.95 Oscillator Select Oscillator Select
Mode Note:
Input SUBCL Cin/16 Cin/16 Cin/16
Selected Oscillators RC-oscillator external input clock RC-oscillator RC-oscillator RC-oscillator 4-MHz crystal oscillator RC-oscillator 32-kHz crystal oscillator
CM-register RC-oscillator always stops.
Power-down Modes
sleep mode shut-down condition which used reduce average system power consumption applications where microcontroller fully utilized. this mode, system clock stopped. sleep mode entered SLEEP instruction. This instruction sets interrupt enable condition code register enable interrupts stops core. During sleep mode peripheral modules remain active able generate interrupts. microcontroller exits sleep mode carrying interrupt reset. sleep mode only maintained while none interrupt pending active register bits set. application $AUTOSLEEP routine ensures correct function sleep mode. standard applications $AUTOSLEEP routine enter power-down mode. Using SLEEP instruction instead $AUTOSLEEP following instruction requires insertion non-I/O instruction cycles (for example NOP) between command SLEEP command. total power consumption directly proportional active time microcontroller. rough estimate expected average system current consumption, following formula should used:
active total syscl ISleep total
depends fsyscl ATAR080 various power-down modes. During sleep mode clock MARC4 core stopped. With NSTOP-bit clock management register (CM), programmable clock on-chip peripherals active stopped during sleep mode. clock core peripherals stopped selected oscillator switched off. exception 32-kHz oscillator, selected runs continously independent NSTOP-bit. oscillator stopped 32-kHz oscillator selected, power consumption extremely low.
Table Power-down Modes
Brown-out Mode Core Osc-Stop(1) Function Active Active Power-down SLEEP Active SLEEP SLEEP STOP Note: Osc-Stop SLEEP NSTOP RC-oscillator RC-oscillator 4-MHz Oscillator STOP 32-kHz Oscillator External Input Clock STOP
ATAR080
4675A-4BMCU-03/03
ATAR080
Peripheral Modules
Addressing Peripherals
Accessing peripheral modules takes place (see Figure 21). instructions allow direct addressing modules. dual register addressing scheme been adopted enable direct addressing primary register. address auxiliary register, access must switched with auxiliary switching module. Thus, single OUT) module address will read write into) modules primary register. Accessing auxiliary register performed with same instruction preceded writing module address into auxiliary switching module. Byte wide registers accessed multiple OUT) instructions. more complex peripheral modules, with larger number registers, extended addressing used. this case, bank subport registers indirectly addressed with subport address. first instruction writes subport address sub-address register, second instruction reads data from writes data addressed subport.
Figure Example Addressing
Module Module
ddress Pointer) Subaddress Reg. uxiliary itch odule imary Regs. Subport Subpor Reg.
Module
Module
Primary Reg.
Subport Subport Primary Reg.
Primary Reg.
other modules
Indir Subport Access (Subport Regi ster
Dual Regi ster Access imary Regi ster ite) imar Regi ster Read) ddress(M (Auxiliary Regi ster Read)
Singl Register Access (Primar Register
ddr.( SPort) SPort_D
ddr.(M1 ddr.(M
Prim._D
ddress(M
im._D ddress(M (Pri Regi ster Read)
Auxiliary Register Write ddress(M ddress(A ddress(
(Subpor Register Read) ddr.(SPort) ddr.(M ddr.(M
ess(M
Example qFORTH Program Code
(Subpor Regi ster Byte)
ddr.( SPort)
ddr.(M
ddress(M ddress(A ddress(M uxiliary Regi ster Write Byte) ddress(M ddress(A ata(lo) ddress( ux._D ata(hi) ddress(M (hi) data tten into Auxili Register nibbl SPort_D ata(lo) data written into SubPor nibbl SPort_D ata(hi) data itten Subpor (high nibbl
(lo) SPort_Data (low nibble) (hi) SPort_Data (high nibble)
SPort_D ata(lo) Addr.(M
SPort_D ata(hi) ddr.(M
(Subpor Regi ster Read Byte) ddr.(SPort) ddr.(M ddr.(M ddr.(M (hi) (lo)
ddr.(A Auxi iary odule Address ddr.(M odul Addr ddr.(SPort) Subpor Addr im._D data tten Register data itten Auxi Regi ster data tten Auxi ister bble)
4675A-4BMCU-03/03
Table Peripheral Addresses
Port Address Aux. Aux. Aux. Aux. Aux. Aux. SIC1 SISC SIC2 VMST 0000b -1111b xx11b 1111b xxxx xxxxb xxxx xxxxb 1111b 1x11b 1111b P2DAT P2CR P4DAT P4CR P5DAT P5CR T12SUB Support address T2M1 T2M2 T2CM T2CO1 T2CO2 T1C1 T1C2 0000b 1111b 1111b 0000b 1111b 1111 1111b 1111b x111b 1111b Timer control register Timer mode register Timer mode register Timer compare mode register Timer compare register Timer compare register (byte) Reserved Reserved Timer control register Timer control register Watchdog control register Reserved Auxiliary/switch register Serial transmit buffer (byte) Serial receive buffer (byte) Serial interface control register Serial interface status/control register Serial interface control register Reserved Reserved bank switch register Reserved Voltage monitor control register Voltage monitor status register 1111b 1111b 1x11b xxxxb 1111b 1111b 1111 1111b 1111b 1111 1111b Name Write/Read Reset Value Register Function Reserved Port data register/pin data Port control register Port system configuration register Watchdog reset Port clock management register Port data register/pin data Port control register (byte) Port data register/pin data Port control register (byte) Reserved Data Timer subport Module Type
ATAR080
4675A-4BMCU-03/03
ATAR080
Bi-directional Ports
ports bits wide. ports used data input output. ports equipped with Schmitt trigger inputs variety mask options opendrain, open-source, full-complementary outputs, pull-up pull-down transistors. Port Data Registers (PxDAT) mapped primary address register respective port address Port Control Register (PxCR), corresponding auxiliary register. There three different directional ports available: Port Port Port 4-bit wide bitwise programmable port. 4-bit wide bitwise programmable bi-directional port with optional static pull-ups programmable interrupt logic. 4-bit wide bitwise programmable bi-directional port also provides interface Timer SSI, voltage monitor input external interrupt input.
Bi-directional Port
This, other bi-directional ports include bitwise programmable Control Register (P2CR), which enables individual programming each port input output. also opens possibility reading condition when output mode. This useful feature self-testing serial applications Port however, increased drive capability additional resistance pullup/-down transistor mask option. Care should taken connecting external components BP20/NTE. During reset phase, BP20/NTE input driven towards additional internal strong pull-up transistor. This must pulled down (active passive) during reset external circuitry representing resistor less than This prevents circuit from unintended switching test mode enable through application circuitry BP20/NTE. Resistors less than might lead undefined state internal test logic thus disabling application firmware. avoid conflict with optional internal pull-down transistors, BP20 handles pull-down options different than other ports. BP20 only port that switches pull-down transistors during reset.
Figure Bi-directional Port
Pull-up Static Pull-up
(Data out) Master reset P2DATy
BP2y
P2CRy
Static Pull-down
Pull-down (Direction)
Mask options
4675A-4BMCU-03/03
Port Data Register (P2DAT)
Primary register address: '2'hex P2DAT Note:
P2DAT2
P2DAT1
P2DAT0 Reset value: 1111b
P2DAT3
MSB,
Port Control Register (P2CR)
Auxiliary register address: '2'hex P2CR Note: P2CR3 P2CR2 P2CR1 P2CR0 Reset value: 1111b
Value 1111b means pins input mode
Table
Code 3210 xxx1 xxx0 xx1x xx0x x1xx x0xx 1xxx 0xxx Function BP20 input mode BP20 output mode BP21 input mode BP21 output mode BP22 input mode BP22 output mode BP23 input mode BP23 output mode
Bi-directional Port
This, other bi-directional ports include bitwise programmable Control Register (P5CR), which allows individual programming each port input output. also opens possibility reading condition when output mode. This useful feature self testing serial applications. port pins also used external interrupt inputs (see Figure Figure 25). interrupts (INT1 INT6) masked independently configured trigger either edge. interrupt configuration port direction controlled Port Control Register (P5CR). additional resistance pull-up/-down transistor mask option provides internal pull-up serial applications. Port Data Register (P5DAT) mapped primary address register address '5'h Port Control Register (P5CR) corresponding auxiliary register. P5CR byte-wide register configured writing first nibble then high nibble (see section "Addressing Peripherals").
ATAR080
4675A-4BMCU-03/03
ATAR080
Figure Bi-directional Port
Pull-up Static Pull-up
(Data out) P5DATy Master reset enable
BP5y
Static Pull-down
Pull-down
Mask options
Figure Port External Interrupts
INT1
Data BP52
INT6
Data BP51
Bidir. Port
IN_Enable
Bidir. Port
IN_Enable
I/O-bus
I/O-bus
Data BP53
Data BP50
Bidir. Port
IN_Enable Decoder Decoder Decoder Decoder
Bidir. Port
IN_Enable
P5CR:
P53M2 P53M1 P52M2 P52M1 P51M2 P51M1 P50M2 P50M1
4675A-4BMCU-03/03
Port Data Register (P5DAT)
Primary register address: '5'hex P5DAT P5DAT3 P5DAT2 P5DAT1 P5DAT0 Reset value: 1111b
Port Control Register (P5CR) Byte Write
Auxiliary register address: '5'hex P5CR First write cycle Second write cycle P51M2 P53M2 P51M1 P53M1 P50M2 P52M2 P50M1 P52M1 Reset value: 1111b Reset value: 1111b
Table P5xM2, P5xM1 Port Interrupt Mode/Direction Ccode
Auxiliary Address: '5'hex First Write Cycle Code 3210 xx11 xx01 xx10 xx00 11xx 01xx 10xx 00xx Function BP50 input mode interrupt disabled BP50 input mode rising edge interrupt BP50 input mode falling edge interrupt BP50 output mode interrupt disabled BP51 input mode interrupt disabled BP51 input mode rising edge interrupt BP51 input mode falling edge interrupt BP51 output mode interrupt disabled Code 3210 xx11 xx01 xx10 xx00 11xx 01xx 10xx 00xx Function BP52 input mode interrupt disabled BP52 input mode rising edge interrupt BP52 input mode falling edge interrupt BP52 output mode interrupt disabled BP53 input mode interrupt disabled BP53 input mode rising edge interrupt BP53 input mode falling edge interrupt BP53 output mode interrupt disabled Second Write Cycle
Bi-directional Port
bi-directional Port both bitwise configurable port provides external pins Timer voltage monitor input (VMI). normal port, performs exactly same bi-directional Port (see Figure 22). additional multiplexes allow data port direction control passed over other internal modules (Timer SSI). I/O-pins lines have additional mode generate SSI-interrupt. four Port pins individually switched P4CR-register. Figure shows internal interfaces bi-directional Port
ATAR080
4675A-4BMCU-03/03
ATAR080
Figure Bi-directional Port
Intx PxMRy
Pull-up
POut
Static Pullup
PxDATy Master reset (Direction)
BPxy
PxCRy Pull-down PDir
Static Pulldown
Mask options
Port Data Register (P4DAT)
Primary register address: '4'hex
P4DAT
P4DAT3
P4DAT2
P4DAT1
P4DAT0
Reset value: 1111b
Port Control Register (P4CR) Byte Write
Auxiliary register address: '4'hex
P4CR
First write cycle Second write cycle
P41M2
P41M1
P40M2
P40M1
Reset value: 1111b Reset value: 1111b
P43M2
P43M1
P42M2
P42M1
Table P4xM2, P4xM1 Port Interrupt Mode/Direction Code
Auxiliary Address: '4'hex First Write Cycle Code 3210
xx11 xx10 xx01 xx00 11xx 10xx 01xx 00xx
Second Write Cycle Code 3210
xx11 xx10 xx0x 11xx 10xx 01xx 00xx
Function
BP40 input mode BP40 output mode BP40 enable alternate function SSI) BP40 enable alternate function (falling edge interrupt input INT3) BP41 intput mode BP41 output mode BP41 enable alternate function (VMI voltage monitor input) BP41 enable alternate function (T2I external clock input Timer
Function
BP42 input mode BP42 output mode BP42 enable alternate function (T2O Timer BP43 input mode BP43 output mode BP43 enable alternate function SSI) BP43 enable alternate function (falling edge interrupt input INT3)
4675A-4BMCU-03/03
Universal Timer/ Counter/Communication Module (UTCM)
Universal Timer/Counter/Communication Module (UTCM) consists Timer Timer Synchronous Serial Interface (SSI). Timer interval timer that used generate periodical interrupts prescaler Timer serial interface watchdog function. Timer 8/12-bit timer with external clock input (T2I) output (T2O). operates two-wire serial interface shift register modulation. modulator units work together with timers shift data bits shift register.
There multitude modes which timers serial interface work together.
Figure UTCM Block Diagram
SYSCL SUBCL Interval Prescaler T1OUT Compare POUT Compare Control 8-bit Counter INT4 from clock module
Timer
Watchdog NRST INT2
Timer
4-bit Counter Modulator
TOG2
Receive-Buffer 8-bit Shift-Register Transmit-Buffer
Control INT3
Timer
Timer interval timer which used generate periodic interrupts prescaler Timer Timer serial interface watchdog function. Timer consists programmable 14-stage divider that driven either SUBCL SYSCL. timer output signal used prescaler clock SUBCL source Timer interrupt. Because other system requirements, Timer output T1OUT synchronized with SYSCL. Therefore, power-down mode SLEEP (CPU core sleep OSC-Stop yes) output T1OUT stopped (T1OUT Nevertheless, Timer active SLEEP generate Timer interrupts. interrupt maskable T1IM SUBCL bypassed T1BP T1C2 register. time interval timer output programmed Timer control register T1C1. This timer starts running automatically after power-on reset! watchdog function activated, timer restarted writing into T1C1 register with T1RM
ATAR080
4675A-4BMCU-03/03
ATAR080
Timer also used watchdog timer prevent system from stalling. watchdog timer 3-bit counter that supplied separate output Timer generates system reset when 3-bit counter overflows. avoid this, 3-bit counter must reset before overflows. application software accomplish this reading register. After power-on reset watchdog must activated software $RESET initialization routine. There watchdog modes, mode watchdog switched software, other mode watchdog active locked. This mode only stopped carrying system reset. watchdog timer operation mode time interval watchdog reset programmed watchdog control register (WDC).
Figure Timer Module
SYSCL SUBCL WDCL NRST
Prescaler
Watchdog
INT2 T1CS T1MUX T1BP T1IM T1OUT
Figure Timer Watchdog
T1C1 T1RM T1C2 T1C1 T1C0 Write T1C1 register T1MUX T1IM=0 INT2 T1IM=1 T1OUT SUBCL Watchdog Divider T1C2 T1BP T1IM
Decoder
interval timer
Decoder
watchdog timer WDCL
Read register Divider RESET RESET (NRST)
WDT1 WDT0
Watchdog mode control
4675A-4BMCU-03/03
Timer Control Register (T1C1)
Address: '7'hex Subaddress: '8'hex
T1C1
Note:
T1RM
T1C2
T1C1
T1C0
Reset value: 1111b
MSB, T1RM write access without Timer restart T1RM write access with Timer restart Note: Timer restart impossible
T1RM
Timer Restart Mode
T1C2 T1C1 T1C0
Timer Control Timer Control Timer Control
three bits T1C[2:0] select divider Timer resulting time interval depends this divider Timer input clock source. timer input supplied system clock, 32-kHz oscillator clock management. clock management generates SUBCL, selected input clock from RC-oscillator, 4-MHz oscillator external clock divided
Time Interval with SUBCL
0.977 7.812 62.5
T1C2
T1C1
T1C0
Divider
2048 16384
Time Interval with SUBCL
SUBCL/2 SUBCL/4 SUBCL/8 SUBCL/16 SUBCL/32 SUBCL/256 SUBCL/2048 SUBCL/16384
Time Interval with SYSCL
µs/2 µs/4 µs/8 µs/16 µs/32 µs/256 1024 µs/2048 8192 µs/16384
Timer Control Register (T1C2)
Address: '7'hex Subaddress: '9'hex
T1C2
Note:
T1BP
T1CS
T1IM
Reset value: x111b
MSB,
T1BP
Timer SUBCL ByPassed T1BP TIOUT T1MUX T1BP T1OUT SUBCL Timer input Clock Select T1CS SUBCL (see Figure T1CS SYSCL (see Figure Timer Interrupt Mask T1IM disables Timer interrupt T1IM enables Timer interrupt
T1CS
T1IM
ATAR080
4675A-4BMCU-03/03
ATAR080
Watchdog Control Register (WDC)
Address: '7'hex Subaddress: 'A'hex
Note:
WDT1
WDT0
Reset value: 1111b
MSB,
WatchDog Lock mode watchdog enabled disabled using WDR-bit watchdog enabled locked. this mode WDR-bit effect. After WDL-bit cleared, watchdog active until system reset power-on reset occurs. WatchDog stop mode watchdog stopped/disabled watchdog active/enabled WatchDog Time WatchDog Time
WDT1 WDT0
Both these bits control time interval watchdog reset
Delay Time Reset with 1/32
15.625 62.5
WDT1
Note:
WDT0
Divider
2048 16384 131072
Delay Time Reset with 1/(2/1 MHz)
0.256 ms/0.512 1.024 ms/2.048 ms/16.4 65.5 ms/131
tin: input clock period 1/Cin (see Figure
Timer
Timer 8-/12-bit timer used for: Interrupt, square-wave, pulse duty cycle generation Baud-rate generation internal shift register Manchester Bi-phase modulation together with Carrier frequency generation modulation together with
Timer used interval timer interrupt generation, signal generator baud-rate generator modulator serial interface. consists 4-bit 8-bit counter stage which both have compare registers. 4-bit counter stages Timer cascadable 12-bit timer 8-bit timer with 4-bit prescaler. timer also configured 8-bit timer separate 4-bit prescaler. Timer input supplied system clock, external input clock (T2I), Timer output clock shift clock serial interface. external input clock synchronized with SYSCL. Therefore, possible Timer with higher clock speed than SYSCL. Furthermore, with that input clock Timer operates power-down mode SLEEP (CPU core sleep OSC-Stop yes) well POWER-DOWN (CPU core sleep OSC-Stop no). other clock sources supply clock signal SLEEP. 4-bit counter stages Timer have additional clock output (POUT).
4675A-4BMCU-03/03
output modulator stage that allows generation pulses well generation modulation carrier frequencies. Timer output modulate with shift register internal data output generate Bi-phase- Manchester-code. serial interface used modulate bit-stream, 4-bit stage Timer special task. shift register only handle bit-stream lengths divisible other lengths, 4-bit counter stage used stop modulator after right bit-count shifted out. timer used carrier frequency modulation, 4-bit stage works together with additional 2-bit duty cycle generator like 6-bit prescaler generate carrier frequency duty cycle. 8-bit counter used enable disable modulator output programmable count pulses. timer 4-bit 8-bit compare register programming time interval. programming timer function, four mode control registers. comparator output stage controlled special compare mode register (T2CM). This register contains mask bits actions (counter reset, output toggle, timer interrupt) which triggered compare match event counter overflow. This architecture enables timer function various modes. Timer compare data values Timer 4-bit compare register (T2CO1) 8-bit compare register (T2CO2). Both these compare registers cascadable 12-bit compare register, 8-bit compare register 4-bit compare register. 12-bit compare data value: 4095 8-bit compare data value: 4-bit compare data value:
Figure Timer
I/O-bus
P4CR
T2M1
T2M2
SYSCL T1OUT
DCGO
CL2/1
4-bit Counter
OVF1 POUT
CL2/2
8-bit Counter
OVF2 TOG2
OUTPUT
MOUT
Compare
Control
Compare
INT4
Modulator
T2CO1
POUT
T2CM
T2CO2
Biphase-, Manchestermodulator
Timer modulator output-stage
I/O-bus
Control
ATAR080
4675A-4BMCU-03/03
ATAR080
Timer Modes
Mode 12-bit Compare Counter
4-bit stage 8-bit stage work together 12-bit compare counter. compare match signal 4-bit 8-bit stage generates signal counter reset, toggle flip-flop interrupt. compare action programmable compare mode register (T2CM). 4-bit counter overflow (OVF1) supplies clock output (POUT) with clocks. duty cycle generator (DCG) bypassed this mode.
Figure 12-bit Compare Counter
POUT (CL2/1/16) CL2/1 OVF2 TOG2 INT4
4-bit counter
8-bit counter
4-bit compare
8-bit compare
Timer output mode T2OTM-bit
4-bit register
T2D1,
8-bit register
T2RM
T2O
T2IM
T2C
Mode 8-bit Compare Counter with 4-bit Programmable Prescaler
4-bit stage used programmable prescaler 8-bit counter stage. this mode, duty cycle stage also available. This stage used additional 2-bit prescaler generating duty cycles 25%, 50%. 4-bit compare output (CM1) supplies clock output (POUT) with clocks.
Figure 8-bit Compare Counter
DCGO POUT CL2/1 OVF2 TOG2 INT4
4-bit counter
8-bit counter
4-bit compare
8-bit compare
Timer output mode T2OTM-bit
4-bit register
T2D1,
8-bit register
T2RM
T2O
T2IM
T2C
4675A-4BMCU-03/03
Mode 3/4: 8-bit Compare Counter 4-bit Programmable Prescaler
these modes 4-bit 8-bit counter stages work independently 4-bit prescaler 8-bit timer with 2-bit prescaler duty cycle generator. Only mode mode 8-bit counter supplied external clock input (T2I) which selected P4CR register. 4-bit prescaler started activating mode stopped reset mode Changing mode effect 8-bit timer stage. 4-bit stage used prescaler generate stop signal modulator
Figure 4-/8-bit Compare Counter
DCGO SYSCL CL2/2
8-bit counter
OVF2 TOG2
INT4 Timer output mode T2OTM-bit P4CR P41M2, T2D1,
8-bit compare
8-bit register
T2RM
T2O
T2IM
T2C
T1OUT SYSCL
CL2/1
4-bit counter
POUT
4-bit compare
T2CS1,
4-bit register
Timer Output Modes
signal timer output generated Modulator toggle mode, compare match event toggles output T2O. high resolution duty cycle modulation, bits bits used toggle output. duty cycle burst modulator modes output connected switched either toggle flipflop output serial data line SSI. Modulator also modes output content serial interface Bi-phase Manchester code. modulator output stage configured output control bits T2M2 register. modulator started with start shift register (SIR stopped either carrying shift register stop (SIR compare match event stage (CM1) Timer this task, Timer mode must used prescaler supplied with internal shift clock (SCL).
ATAR080
4675A-4BMCU-03/03
ATAR080
Figure Timer Modulator Output Stage
DCGO TOG2 Biphase/ Manchester modulator Toggle RES/SET
CONTROL
OMSK T2M2 T2OS2, T2TOP
Timer Output Signals
Timer Output Mode Toggle Mode Timer compare match toggles output flip-flop (M2) Figure Interrupt Timer/Square Wave Generator Output Toggles with Each Edge Compare Match Event
Input Counter
Counter INT4
Toggle Mode Timer compare match toggles output flip-flop (M2) Figure Pulse Generator Timer Output Toggles with Timer Start T2TS-bit
Input Counter
4095/
Counter INT4
Toggle start
4675A-4BMCU-03/03
Toggle Mode Timer compare match toggles output flip-flop (M2) Figure Pulse generator Timer Toggles with Timer Overflow Compare Match
Input Counter
4095/
Counter OVF2 INT4
Timer Output Mode
Duty Cycle Burst Generator output signal (DCGO) given output, gated output flip-flop (M2). Figure Carrier Frequency Burst Modulation with Timer Toggle Flip-flop Output
DCGO
Counter TOG2
Counter compare register (=2)
Timer Output Mode
Duty Cycle Burst Generator output signal (DCGO) given output, gated internal data output (SO). Figure Carrier Frequency Burst Modulation with Data Output
DCGO
Counter
Counter compare register (=2)
TOG2
ATAR080
4675A-4BMCU-03/03
ATAR080
Timer Output Mode Biphase Modulator: Timer modulates internal data output (SO) Bi-phase code. Figure Bi-phase Modulation
TOG2
8-bit SR-Data
Data: 00110101
Timer Output Mode
Manchester Modulator: Timer modulates internal data output (SO) Manchester code. Figure Manchester Modulation
TOG2
8-bit SR-Data
Data: 00110101
Timer Output Mode
Mode: Pulse-width modulation output Timer output (T2O).
this mode timer overflow defines period compare register defines duty cycle. During period only first compare match occurence used toggle timer output flip-flop, until overflow occurs further compare match ignored. This avoids stuation that changing compare register causes occurence several compare match during period. resolution pulse-width modulation Timer mode 12-bit other Timer modes 8-bit.
Figure Modulation
Input clock Counter
Counter OVF2 INT4
load next compare value T2CO2=150 load load
4675A-4BMCU-03/03
Timer Registers
Timer control registers configure timer mode, time interval, input clock output function. registers indirectly addressed using extended addressing described section "Addressing Peripherals". alternate functions Ports BP41 BP42 must selected with Port control register P4CR, Timer modes require input T2I/BP41 output T2O/BP42.
Timer Control Register (T2C)
Address: '7'hex Subaddress: '0'hex
T2CS1
T2CS0
T2TS
Reset value: 0000b
T2CS1 T2CS0
Timer Clock Select Timer Clock Select
T2CS1
T2CS0
Input Clock 2/1) Counter Stage
System clock (SYSCL) Output signal Timer (T1OUT) Internal shift clock (SCL) Reserved
T2TS
Timer Toggle with Start T2TS output flip-flop Timer toggled with timer start T2TS output flip-flop Timer toggled when timer started with Timer Timer stop reset Timer
ATAR080
4675A-4BMCU-03/03
ATAR080
Timer Mode Register (T2M1)
Address: '7'hex Subaddress: '1'hex
T2M1
T2D1
T2D0
T2MS1
T2MS0
Reset value: 1111b
T2D1 T2D0
Timer Duty cycle Timer Duty cycle
T2D1
T2D0
Function Duty Cycle Generator (DCG)
Bypassed (DCGO0) Duty cycle (DCGO1) Duty cycle (DCGO2) Duty cycle (DCG03)
Additional Divider Effect
T2MS1 T2MS0
Timer Mode Select Timer Mode Select
Mode
T2MS1
T2MS0 Clock Output (POUT)
4-bit counter overflow (OVF1)
Timer Modes
12-bit compare counter, have bypassed this mode 8-bit compare counter with 4-bit programmable prescaler duty cycle generator 8-bit compare counter clocked SYSCL external clock input T2I, 4-bit prescaler run, counter starts after writing mode 8-bit compare counter clocked SYSCL external clock input T2I, 4-bit prescaler stop resets
4-bit compare output (CM1)
4-bit compare output (CM1)
4-bit compare output (CM1)
Duty Cycle Generator
duty cycle generator generates duty cycles from 25%, 50%. frequency duty cycle generator output depends duty cycle Timer prescaler setting. DCG-stage also used additional programmable prescaler Timer
Figure Output Signals
DCGIN DCGO0 DCGO1 DCGO2 DCGO3
4675A-4BMCU-03/03
Timer Mode Register (T2M2)
Address: '7'hex Subaddress: '2'hex
T2M2 T2TOP
T2TOP
T2OS2
T2OS1
T2OS0
Reset value: 1111b
Timer Toggle Output Preset This allows programmer preset Timer output T2O. T2TOP resets toggle outputs with write cycle T2TOP sets toggle outputs with write cycle Note: output preset possible Timer Output Select Timer Output Select Timer Output Select
T2OS2 T2OS1 T2OS0
Output Mode
T2OS2
T2MS1
T2MS0
Clock Output (POUT)
Toggle mode: Timer compare match toggles output flip-flop (M2) Duty cycle burst generator output signal (DCG0) given output gated output flip-flop (M2) Duty cycle burst generator output signal (DCGO) given output gated internal data output (SO) Bi-phase modulator: Timer modulates internal data output (SO) Bi-phase code Manchester modulator: Timer modulates internal data output (SO) Manchester code output: used directly internal data output (SO) mode: 8/12-bit mode allowed
these output modes used, alternate function Port must also activated.
Timer Compare Compare Mode Registers
Timer separate compare registers, T2CO1 4-bit stage T2CO2 8-bit stage Timer timer compares contents compare register current counter value, matches, generates output signal. Depending timer mode, this signal used generate timer interrupt, toggle output flip-flop clock clock next counter stage. 12-bit timer mode, T2CO1 contains bits T2CO2 bits 12-bit compare value. other modes, compare registers work independently 8-bit compare register. When assigned compare register compare event will supressed.
ATAR080
4675A-4BMCU-03/03
ATAR080
Timer Compare Mode Register (T2CM)
Address: '7'hex Subaddress: '3'hex
T2CM T2O
T2O
T2C
T2RM
T2IM
Reset value: 0000b
Timer Overflow Toggle Mask T2O= disable overflow toggle T2O= enable overflow toggle, counter overflow (OVF2) toggles output flip-flop (TOG2). T2OTM-bit set, only counter overflow generate interrupt except Timer output mode Timer Compare Toggle Mask T2C= disable compare toggle T2C= enable compare toggle, match counter with compare register toggles output flip-flop (TOG2). Timer output mode when T2CTM-bit set, only match counter with compare register generate interrupt. Timer Reset Mask T2RM disable counter reset T2RM enable counter reset, match counter with compare register resets counter Timer Interrupt Mask T2IM disable Timer interrupt T2IM enable Timer interrupt
T2C
T2RM
T2IM
Timer Output Mode
T2O
T2C
Timer Interrupt Source
Compare match (CM2) Overflow (OVF2) Compare match (CM2)
Timer COmpare Register (T2CO1)
T2CO1 Write cycle
Address: '7'hex Subaddress: '4'hex
Reset value: 1111b
prescaler mode clock bypassed compare register T2CO1 contains
Timer COmpare Register (T2CO2) Byte Write
T2CO2 First write cycle Second write cycle
Address: '7'hex Subaddress: '5'hex
Reset value: 1111b Reset value: 1111b
4675A-4BMCU-03/03
Synchronous Serial Interface (SSI)
Features
3-wire 2-wire mode With Timer Bi-phase modulation Manchester modulation Pulse-width demodulation Burst modulation
Peripheral Configuration
synchronous serial interface (SSI) used either serial communication with external devices such EEPROMs, shift registers, display drivers, other microcontrollers, means generating capturing on-chip serial streams data. External data communication takes place Port (BP4) multi-functional port which software configured writing appropriate control word into P4CR register. configured following ways: 2-wire external interface bi-directional data communication with data terminal shift clock. uses Port BP43 bi-directional serial data line (SD) BP40 shift clock line (SC). 3-wire external interface simultaneous input output serial data, with serial input data terminal (SI), serial output data terminal (SO) shift clock (SC). uses BP40 shift clock (SC), while serial data input (SI) applied BP43 (configured P4CR input). Serial output data (SO) this case passed through BP42 (configured P4CR T2O) Timer output stage (T2M2 configured mode Timer/SSI combined modes used together with Timer capable performing variety data modulation functions (see "Timer Section"). modulating data converted into continuous serial stream data which turn modulated timer functional blocks.
Figure Block Diagram Synchronous Serial Interface
I/O-bus Timer
SIC1 SIC2 SISC
Control SSI-Control INT3
TOG2 POUT T1OUT SYSCL
Output
Shift_CL
8-bit Shift Register
Transmit Buffer I/O-bus
Receive Buffer
ATAR080
4675A-4BMCU-03/03
ATAR080
General Operation
comprised essentially 8-bit shift register with associated 8-bit buffers receive buffer (SRB) capturing incoming serial data transmit buffer (STB) intermediate storage data serially output. Both buffers directly accessable software. Transferring parallel buffer data into shift register controlled automatically control, that both single byte transfers continuous bit-streams supported. generate shift clock (SC) from several on-chip clock sources accept external clock. external shift clock output applied Port BP40. Selection external clock source performed Serial Clock Direction control (SCD). combinational modes, required clock selected corresponding timer mode. operate three data transfer modes synchronous 8-bit shift mode, 9-bit shift modes 8-bit pseudo protocol (without acknowledge-bit). External clocking supported these modes. should thus generate have full control over shift clock that always regarded Master device. directional control external data port used handled automatically dependent transmission direction Serial Data Direction (SDD) control bit. This control defines whether currently operating Transmit (TX) mode Receive (RX) mode. Serial data organized 8-bit telegrams which shifted with most significant first. 9-bit mode, additional acknowledge appended telegram handshaking purposes (see "MCL Protocol"). beginning every telegram, control loads transmit buffer into shift register proceeds immediately shift data serially out. same time, incoming data shifted into shift register input. This incoming data automatically loaded into receive buffer when complete telegram been received. Data can, required thus simultaneously received transmitted. Before data transferred, must first activated. This performed means reset control (SIR) bit. further operation then depends data directional mode (TX/RX) present status buffer registers shown Serial Interface Ready Status Flag (SRDY). This SRDY flag indicates (empty/full) status either transmit buffer mode), receive buffer mode). control logic ensures that data shifting temporarily halted time, appropriate receive/transmit buffer ready (SRDY SRDY status will then automatically back data shifting resumed soon application software loads data into transmit register mode) frees shift register reading into receive buffer mode). further activity status (ACT) indicates present status serial communication. remains high duration serial telegram stop start conditions currently being generated. Both current SRDY status read status register. deactivate SSI, must high.
4675A-4BMCU-03/03
8-bit Synchronous Mode
Figure 8-bit Synchronous Mode
(rising edge) (falling edge) DATA SD/TO2 Data: 00110101
8-bit synchronous mode, operate either 3-wire interface (see section "SSI Peripheral Configuration"). serial data (SD) received transmitted format, synchronised either rising falling edge shift clock (SC). choice clock edge defined Serial Mode Control bits (SM0,SM1). should noted that transmission edge refers clock edge with which changes. avoid clock skew problems, incoming serial input data shifted with opposite edge. When used together with timer modulator demodulator stages, must 8-bit synchronous mode mode, soon activated (SIR shift clocks generated incoming serial data shifted into shift register. This first telegram automatically transferred into receive buffer SRDY flag indicating that receive buffer contains valid data. same time interrupt enabled) generated. then continues shifting following 8-bit telegram. during this time first telegram been read controller, second telegram will also transferred same into receive buffer will continue clocking next telegram. Should, however, first telegram have been read (SRDY then will stop, temporarily holding second telegram shift register until certain point time when controller able service receive buffer. this data lost overwritten. Deactivating (SIR mid-telegram will immediately stop shift clock latch present contents shift register into receive buffer. This used clocking data telegram less than bits length. Care should taken read final complete 8-bit data telegram multiple word message before deactivating (SIR terminating reception. After termination, shift register contents will overwrite receive buffer.
ATAR080
4675A-4BMCU-03/03
ATAR080
Figure Example 8-bit Synchronous Transmit Operation
data
data
data
SRDY
Interrupt (IFN Interrupt (IFN Write data Write data Write data
Figure Example 8-bit Synchronous Receive Operation
data data
data
SRDY
Interrupt (IFN Interrupt (IFN Read data Read data Read data
9-bit Shift Mode
9-bit shift mode, able handle protocol (described below). always operates master device, i.e., always generated output SSI. Both start stop conditions automatically generated whenever activated deactivated SIR-bit. accordance with protocol, output data always changed clock phase shifted high phase. Before activating (SIR commencing dialog, appropriate data direction first word must using control bit. state this controls direction data port (BP43 SD). Once started, data bits are, depending selected direction, either clocked into shift register. During clock period, port direction automatically switched over that corresponding acknowledge shifted read transmit mode, acknowledge received from device captured Status Register (TACK) where read controller. receive mode, state acknowledge returned device predetermined Status Register (RACK).
4675A-4BMCU-03/03
Changing directional mode (TX/RX) should performed during transfer telegram. should wait until telegram which detected using interrupt (IFN interrogating status. 9-bit telegram, once started will always completion will prematurely terminated bit. SIR-bit telegram, will complete current transfer terminate dialog with stop condition.
Figure Example Transmit Dialog
Start Stop
data
data
SRDY
Interrupt (IFN Interrupt (IFN Write data Write data
Figure Example Receive Dialog
Start Stop
data
data
SRDY
Interrupt (IFN Interrupt (IFN
Write data
Read data
ATAR080
4675A-4BMCU-03/03
ATAR080
8-bit Pseudo Mode Protocol
this mode, exhibits typical operational features except acknowledge-bit which never expected transmitted. protocol constitutes simple 2-wire bi-directional communication highway which devices communicate control data information. Although protocol support multi-master configurations, SSI, mode intended purely master controller single master system. reference multiple control contention will omitted this point. data packaged into 8-bit telegrams plus trailing handshaking acknowledge-bit. Normally communication channel opened with so-called start condition, which initializes devices connected bus. This then followed data telegram, transmitted master controller device. This telegram usually contains 8-bit address code activate single slave device connected onto bus. Each slave receives this address compares with unique address. addressed slave device, ready receive data will respond pulling line during clock pulse. This represents so-called acknowledge. controller detecting this affirmative acknowledge then opens connection required slave. Data then passed back forth master controller, each 8-bit telegram being acknowledged respective recipient. communication finally closed master device slave device back into standby applying stop condition onto bus.
Figure Protocol
Start condition
Data valid
Data
Data
Stop condition
change valid
busy Start data transfer Stop data transfer Data valid
Both data clock lines remain HIGH. HIGH transition line while clock (SC) HIGH defines START condition. HIGH transition line while clock (SC) HIGH defines STOP condition. state data line represents valid data when, after START condition, data line stable duration HIGH period clock signal. address data words serially transmitted from device eight-bit words. receiving device returns zero data line during ninth clock cycle acknowledge word receipt.
Acknowledge
4675A-4BMCU-03/03
Figure Protocol
Start
Stop
Interrupt
interrupt INT3 generated either buffer register status (i.e., transmit buffer empty receive buffer full) data telegram falling edge SC/SD pins Port (see P4CR). interrupt selection performed Interrupt FunctioN control (IFN). interrupt usually used synchronize software control inform controller present status. Port interrupts used together with itself required, additional external interrupt sources. either case this interrupt capable waking controller sleep mode. enable select relevant interrupts interrupt mask (SIM) Interrupt Function (IFN) while Port interrupts enabled setting appropriate control bits P4CR register.
Modulation
shift register used together with Timer modulation purposes, 8-bit synchronous mode must used. this case, unused Port pins used conventional bi-directional ports. modulation stage, enabled, operates soon activated (SIR ceases when deactivated (SIR byte-orientated data control, (when running normally) generates serial bit-streams which submultiples bits. However, output masking (OMSK) function permits generation bit-streams length. OMSK signal derived indirectly from 4-bit prescaler Timer masks programmable number unrequired trailing data bits during shifting final data word stream. number non-masked data bits defined value pre-programmed prescaler compare register. output masking, modulator stop mode (MSM) must before programming final data word into transmit buffer. This turn, enables shift clocks prescaler when this final word shifted out. reaching compare value, prescaler triggers OMSK signal following data bits blanked.
ATAR080
4675A-4BMCU-03/03
ATAR080
Figure Output Masking Function
Timer
CL2/1 Compare OMSK Control SSI-control Output TOG2 POUT T1OUT SYSCL Shift_CL 8-bit shift register
4-bit counter
Serial Interface Registers
Serial Interface Control Register (SIC1)
Auxiliary register address: '9'hex
SIC1
SCS1
SCS0
Reset value: 1111b
Serial Interface Reset inactive active Serial Clock Direction line used output line used input Note: This during mode
SCS1 SCS0
Serial Clock source Select Serial Clock source Select
Note: With bits SCS1 SCS0 insignificant
SCS1
SCS0
Internal Clock
SYSCL/2 T1OUT/2 POUT/2 TOG2/2
Transmit mode (SDD shifting starts only transmit buffer been loaded (SRDY Setting SIR-bit loads contents shift register into receive buffer (synchronous 8-bit mode only). modes, writing generates start condition writing generates stop condition.
4675A-4BMCU-03/03
Serial Interface Control Register (SIC2)
Auxiliary register address: 'A'hex
SIC2
Reset value: 1111b
Modular Stop Mode modulator stop mode disabled (output masking off) modulator stop mode enabled (output masking used modulation modes generating bit-streams which sub-multiples bits.
Serial Mode control Serial Mode control
Mode
Mode
8-bit NRZ-data changes with rising edge 8-bit NRZ-data changes with falling edge 9-bit two-wire mode 8-bit two-wire pseudo mode acknowledge)
Serial Data Direction transmit mode line used output (transmit data). SRDY transmit buffer write access receive mode line used input (receive data). SRDY receive buffer read access
controls port directional control defines reset function SRDY-flag
Note:
Serial Interface Status Control Register (SISC)
SISC SISC RACK write read
Primary register address: 'A'hex
RACK TACK
SRDY
Reset value: 1111b Reset value: xxxxb
Receive ACKnowledge status/control mode RACK transmit acknowledge next receive telegram RACK transmit acknowledge last receive telegram Transmit ACKnowledge status/control mode TACK acknowledge received last transmit telegram TACK acknowledge received last transmit telegram Serial Interrupt Mask disable interrupts enable serial interrupt. interrupt generated. Interrupt FuNction serial interrupt generated telegram serial interrupt generated when SRDY goes (i.e., buffer becomes empty/full transmit/receive mode)
TACK
ATAR080
4675A-4BMCU-03/03
ATAR080
SRDY Serial interface buffer ReaDY status flag SRDY receive mode: receive buffer empty transmit mode: transmit buffer full SRDY receive mode: receive buffer full transmit mode: transmit buffer empty
Transmission ACTive status flag transmission active, i.e., serial data transfer. Stop start conditions currently progress. transmission inactive
Serial Transmit Buffer (STB) Byte Write
First write cycle Second write cycle
Primary register address: '9'hex
Reset value: xxxxb Reset value: xxxxb
transmit buffer SSI. transfers transmit buffer into shift register starts shifting with most significant bit.
Serial Receive Buffer (SRB) Byte Read
First read cycle Second read cycle
Primary register address: '9'hex
Reset value: xxxxb Reset value: xxxxb
receive buffer SSI. shift register clocks serial data (most significant first) loads content into receive buffer when complete telegram been received.
Combination Modes
UTCM consists timer (Timer serial interface. There multitude modes which timers serial interface work together. 8-bit wide serial interface operates shift register modulation. modulator units work together with timers shift data bits into shift register.
4675A-4BMCU-03/03
Figure Combination Timer
I/O-bus
P4CR
T2M1
T2M2
DCGO SYSCL T1OUT reserved CL2/1 4-bit Counter OVF1 POUT CL2/2
8-bit Counter OVF2 TOG2
OUTPUT
Compare
POUT
Timer control
Compare
INT4
MOUT Biphase-, Manchestermodulator
T2CO1
TOG2
T2CM
T2CO2
Timer modulator output-stage
Control
I/O-bus
SIC1
TOG2 POUT T1OUT SYSCL SCLI
SIC2
SISC
Control INT3
SSI-control
Output
Shift_CL
8-bit shift register
Transmit buffer I/O-bus
Receive buffer
Combination Mode Burst Modulation
mode
8-bit internal data output Timer modulator stage
Timer mode 8-bit compare counter with 4-bit programmable prescaler Timer output mode Duty cycle burst generator
Figure Carrier Frequency Burst Modulation with Internal Data Output
DCGO
Counter
Counter compare register (=2)
TOG2
ATAR080
4675A-4BMCU-03/03
ATAR080
Combination Mode Bi-phase Modulation
mode 8-bit shift register internal data output (SO) Timer modulator stage
Timer mode 8-bit compare counter with 4-bit programmable prescaler Timer output mode Modulator Timer modulates internal data output Bi-phase code
Figure Biphase Modulation
TOG2
8-bit SR-data
Data: 00110101
Combination Mode mode Manchester Modulation
Timer output mode
8-bit shift register internal data output (SO) Timer modulator stage
Timer mode 8-bit compare counter with 4-bit programmable prescaler Modulator Timer modulates internal data output Manchester code
Figure Manchester Modulation
TOG2
8-bit SR-data
Data: 00110101
Combination Mode mode Manchester Modulation
Timer mode Timer output mode
8-bit shift register internal data output (SO) Timer modulator stage 8-bit compare counter 4-bit prescaler Modulator Timer modulates data output Manchester code
4-bit stage used prescaler generate stop signal Modulator special mode supply prescaler with shift-clock. control output signal (OMSK) used stop signal modulator. Figure example 12-bit Manchester telegram.
4675A-4BMCU-03/03
Figure Manchester Modulation
SCLI Buffer full Timer Mode Counter OMSK Counter Compare Register
Combination Mode Bi-phase Modulation
mode Timer mode Timer output mode
8-bit shift register internal data output (SO) Timer modulator stage 8-bit compare counter 4-bit prescaler Modulator Timer modulates data output Biphase code
4-bit stage used prescaler generate stop signal Modulator special mode supply prescaler shift-clock. control output signal (OMSK) used stop signal modulator. Figure example 13-bit Biphase telegram:
Figure Biphase Modulation
SCLI Buffer full Timer Mode Counter OMSK Counter Compare Register
ATAR080
4675A-4BMCU-03/03
ATAR080
Absolute Maximum Ratings
Parameters
Supply voltage Input voltage pin) Output short circuit duration Operating temperature range Storage temperature range Thermal resistance (SSO20) Soldering temperature Note:
Symbol
tshort Tamb Tstg RthJA Tsld
Value
-0.3 -0.3 +0.3 Indefinite +130
Unit
Stresses greater than those listed under absolute maximum ratings cause permanent damage device. This stress rating only functional operation device condition above those indicated operational section this specification implied. Exposure absolute maximum rating conditions extended period affect device reliability. inputs outputs protected against high electrostatic voltages electric fields. However, precautions minimize build-up electrostatic charges during handling recommended. Reliability operation enhanced unused inputs connected appropriate logic voltage level (e.g., VDD).
Electrical Characteristics Operating
Tamb -40°C +85°C unless otherwise specified
Parameters Power Supply
Operating voltage Active current active Power down current (CPU sleep, oscillator active, 4-MHz quartz-oscillator active) Sleep current (CPU sleep, 32-kHz quartz-oscillator active 4-MHz quartz-oscillator inactive) Sleep current (CPU sleep, 32-kHz quartz-osillator inactive 4-MHz quartz-oscillator inactive) fSYSCL fSYSCL MHz, VPOR 1.50 1.75 1.65 1.95 2.95 2.65 2.95 2.55 2.80 3.25
Test Conditions
Symbol
Min.
Typ.
Max.
Unit
ISleep
ISleep
1.80 2.15
Power-on Reset Threshold Voltage
threshold voltage threshold voltage hysteresis VPOR VPOR VPOR VMThh VMThh VMThm
Voltage Monitor Threshold Voltage
high threshold voltage high threshold voltage middle threshold voltage Note:
BP20/NTE static pull-up resistor during reset-phase microcontroller.
4675A-4BMCU-03/03
Electrical Characteristics Operating (Continued)
Tamb -40°C +85°C unless otherwise specified
Parameters
middle threshold voltage threshold voltage threshold voltage
Test Conditions
VBG, VBG,
Symbol
Min.
2.30 1.95
Typ.
2.55 2.15 2.15 1.25
Max.
2.35
Unit
VMThm VMThl VMThl VVMI VVMI
External Input Voltage
-100 -160 -600 -200 -320 -1200 1200 1.25
Bi-directional Ports
Input voltage Input voltage HIGH Input current (dynamic pull-up) Input HIGH current (dynamic pulldown) Input current (static pull-up) Input current (static pull-down) Input leakage current Input leakage current Output current -300
Output HIGH current Note:
BP20/NTE static pull-up resistor during reset-phase microcontroller.
Electrical Characteristics Operation Cycle Time
Tamb -40°C 85°C
Parameters
System clock cycle
Test Conditions
Symbol
tSYSCL tSYSCL
Min.
0.25
Typ.
Max.
Unit
ATAR080
4675A-4BMCU-03/03
ATAR080
Electrical Characteristics Operating
Supply voltage Tamb 25°C unless otherwise specified
Parameters Timer Input Timing
Timer input clock Timer input time Timer input HIGH time Rise/fall time Rise/fall time Rise/fall time Rise/fall time Rise/fall time Rise/fall time Rise/fall time VPOR fT2I tT2IL tT2IH tIRL tIRH fEXSCL fEXSCL tPOR fRcOut1 Tamb -40°C 85°C Rext Tamb -40°C 85°C
Df/f
Test Conditions
Symbol
Min.
Typ.
Max.
Unit
0.02
Interrupt Request Input Timing
Interrupt request time Interrupt request HIGH time
External System Clock
EXSCL OSC1 input EXSCL OSC1 input Input HIGH time
Reset Timing
Power-on reset time
Oscillator
Frequency Stability
Oscillator External Resistor
Frequency Stability Stabilization time External resistor fRcOut2
Df/f
32.768 32.768
Rext
Df/f
32-kHz Crystal Oscillator (Operating Range
Frequency Start-up time Stability
4-MHz Crystal Oscillator (Operating Range
Frequency Start-up time Stability
Df/f
External 32-kHz Crystal Parameters
Crystal frequency Serial resistance Static capacitance Dynamic capacitance
4675A-4BMCU-03/03
Electrical Characteristics Operating (Continued)
Supply voltage Tamb 25°C unless otherwise specified
Parameters External 4-MHz Crystal Parameters
Crystal frequency Serial resistance Static capacitance Dynamic capacitance
Test Conditions
Symbol
Min.
Typ.
Max.
Unit
External 4-MHz Ceramic Parameters
Frequency Serial resistance Static capacitance Dynamic capacitance
Figure Crystal Equivalent Circuit
Equivalent circuit OSCIN SCLIN OSCOUT SCLOUT
ATAR080
4675A-4BMCU-03/03
ATAR080
Ordering Information
Please select option settings from list below insert CRC.
Output Port
BP20 CMOS Open drain Open drain BP21 CMOS Open drain Open drain BP22 CMOS Open drain Open drain BP23 CMOS Open drain Open drain Pull-up Pull-down Pull-up Static Pull-down Static Pull-up Pull-down Pull-up Static Pull-down Static Pull-up Pull-down Pull-up Static Pull-down Static Pull-up Pull-down Pull-up Static Pull-down Static BP53 CMOS Open drain Open drain BP52 CMOS Open drain Open drain BP51 CMOS Open drain Open drain
Input Port
Output
BP50 CMOS Open drain Open drain
Input
Pull-up Pull-down Pull-up Static Pull-down Static Pull-up Pull-down Pull-up Static Pull-down Static Pull-up Pull-down Pull-up Static Pull-down Static Pull-up Pull-down Pull-up Static Pull-down Static
Port
BP40 CMOS Open drain Open drain BP41 CMOS Open drain Open drain BP42 CMOS Open drain Open drain BP43 CMOS Open drain Open drain Pull-up Pull-down Pull-up Static Pull-down Static Pull-up Pull-down Pull-up Static Pull-down Static Pull-up Pull-down Pull-up Static Pull-down Static Pull-up Pull-down Pull-up Static Pull-down Static
(External Clock Monitor)
Enable Disable
Used oscillator
ext. 4-MHz crystal 32-kHz crystal
function
NRST OSC2
File:
CRC:
Approval
Date:
Signature:
4675A-4BMCU-03/03
Package Information
Package SSO20
Dimensions
6.75 6.50
1.30 0.25 0.65 5.85 0.15 0.05 0.15
technical drawings according specifications
ATAR080
4675A-4BMCU-03/03
Atmel Headquarters
Corporate Headquarters
2325 Orchard Parkway Jose, 95131 1(408) 441-0311 1(408) 487-2600
Atmel Operations
Memory
2325 Orchard Parkway Jose, 95131 1(408) 441-0311 1(408) 436-4314
RF/Automotive
Theresienstrasse Postfach 3535 74025 Heilbronn, Germany (49) 71-31-67-0 (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, 80906 1(719) 576-3300 1(719) 540-1759
Europe
Atmel Sarl Route Arsenaux Case Postale CH-1705 Fribourg Switzerland (41) 26-426-5555 (41) 26-426-5500
Microcontrollers
2325 Orchard Parkway Jose, 95131 1(408) 441-0311 1(408) 436-4314 Chantrerie 70602 44306 Nantes Cedex France (33) 2-40-18-18-18 (33) 2-40-18-19-60
Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom
Avenue Rochepleine 38521 Saint-Egreve Cedex, France (33) 4-76-58-30-00 (33) 4-76-58-34-80
Asia
Room 1219 Chinachem Golden Plaza Mody Road Tsimhatsui East Kowloon Hong Kong (852) 2721-9778 (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex, France (33) 4-42-53-60-00 (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, 80906 1(719) 576-3300 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride 0QR, Scotland (44) 1355-803-000 (44) 1355-242-743
Japan
Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan (81) 3-3523-3551 (81) 3-3523-7581
e-mail
literature@atmel.com
Site
http://www.atmel.com
Atmel Corporation 2003. Atmel Corporation makes warranty products, other than those expressly contained Company's standard warranty which detailed Atmel's Terms Conditions located Company's site. Company assumes responsibility errors which appear this document, reserves right change devices specifications detailed herein time without notice, does make commitment update information contained herein. licenses patents other intellectual property Atmel granted Company connection with sale Atmel products, expressly implication. Atmel's products authorized critical components life support devices systems.
Atmel registered trademark Atmel. Other terms product names trademarks others.
Printed recycled paper.
4675A-4BMCU-03/03

ATAR080 member Atmel's family 4-bit single-chip microcontrollers. cont

Top Searches for this datasheet

Other recent searches