The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

SAM87RI PRODUCT FAMILY Samsung's SAM87Ri family 8-bit single-chip


Datasheet Thumbnail

   

Download PDF

Top Searches for this datasheet



KS86C4204/C4208/P4208
SAM87RI PRODUCT FAMILY
Samsung's SAM87Ri family 8-bit single-chip CMOS microcontrollers offers fast efficient CPU, wide range integrated peripherals, various mask-programmable sizes. address/data architecture large number bit-configurable ports provide flexible programming environment applications with varied memory requirements. Timer/counters with selectable operating modes included support real-time operations.
KS86C4204/C4208/P4208 MICROCONTROLLER
KS86C4204/C4208/P4208 single-chip 8-bit microcontroller fabricated using advanced CMOS process. built around powerful SAM87Ri core. KS86C4204/C4208/P4208 versatile microcontroller, with converter, SIO, zero-crossing detection capability used wide range general purpose applications. Stop Idle power-down modes were implemented reduce power consumption. increase on-chip register space, size internal register file logically expanded. KS86C4204/C4208/P4208 have 4-Kbyte 8-Kbyte program memory on-chip (ROM) 208-bytes general purpose register area RAM. Using SAM87Ri design approach, following peripherals were integrated with SAM87Ri core: Four configurable ports pins) Nine interrupt sources with vector interrupt level 8-bit timer/counter with various operating modes Analog digital converter with input channels 10-bit resolution synchronous module module 12-bit output
ideal wide range electronic applications requiring simple timer/counter, PWM, ADC, SIO, IIC, capture functions. KS86C4204/C4208/P4208 available 28/32-pin 30-pin SDIP package.
KS86P4208 (One Time Programmable) version KS86C4204/C4208 microcontroller. KS86P4208 on-chip 8-Kbyte one-time-programmable EPROM instead masked ROM. KS86P4208 fully compatible with KS86C4204/C4208, function, D.C. electrical characteristics configuration.
KS86C4204/C4208/P4208
FEATURES
SAM87RI core Timer/Counters Memory 208-byte general purpose register area (RAM) 4K/8K byte internal program memory (ROM) module Instruction instructions SAM87RI core provides SAM87 core instruction except word-oriented instruction, multiplication, division, some one-byte instruction 12-bit 2-ch (Max: 250KHz) 6-bit base 6-bit extension frame 8-bit timer/counter 8-bit basic timer watchdog function 8-bit timer/counter with three operating mode 8-bit timer/counter
Converter analog input pins 10-bit conversion resolution
Instruction Execution Time fosc(minimum)
Buzzer Frequency Range Interrupts interrupt sources vector interrupt level Oscillator Freqeuncy General Four ports (total 24pins) programmable ports 1-MHz 16-MHz external crystal oscillator Maximum 16-MHz clock 4MHz(typ) signal generated
Operating Temperature Range 40°C 85°C
Serial synchronous serial module Selectable transmit receive rates
Operating Voltage Range (LVD) LVD)
Multi-Master IIC-Bus Serial peripheral interface
Interface Protocol Spec Serial
Zero-Crossing Detection Circuit Zero crossing detection circuit that generates digital signal synchronism with signal input
Package Types KS86C4204/C4208 32-pin SOP-450 LVD) 30-pin SDIP-400 LVD) 28-pin SOP-375
Built-in reset Circuit (LVD) voltage detector safe reset
KS86C4204/C4208/P4208
BLOCK DIAGRAM
P0.0-P0.7 SCK,SO, AD8-AD1
P1.0-P1.3 BUZ, INT0,
Basic Timer
Port
Port
XOUT (CAP) T0(PWM)
Port Interrupt Control Port P2.0-P2.7 AD0-AD7
Timer
Timer
Port
P3.0-P3.3
AD0-AD1
SAM87RI
P1.1/BUZ
P2.7/SCLK P2.6/SDAT P0.0/SCK P0.1/SO P0.2/SI
P0.7/PWM0 P1.3/PWM
4K/8K
208-Byte Register File
Figure 1-1. Block Diagram
KS86C4204/C4208/P4208
ASSIGNMENTS
XOUT TEST P0.1/SO P0.0/SCK
RESET
P3.0 P3.2 P2.0/AD0 P2.1/AD1 P2.2/AD2 P2.3/AD3 P2.4/AD4 P2.5/AD5
KS86C4204 /C4208 32-SOP (Top View)
P0.2/SI P0.3/CLO P0.4/AD8 P0.5/AD9 P0.6/AD10 P0.7/AD11/PWM0 P3.1 P3.3 P1.0/T0/ZCD P1.1/BUZ P1.2/INT0 P1.3/INT1/PWM1 P2.7/AD7/SCLK P2.6/AD6/SDAT
Figure 1-2. Assignment Diagram (32-Pin Package)
KS86C4204/C4208/P4208
ASSIGNMENTS (Continued)
XOUT TEST P0.1/SO P0.0/SCK
RESET
P3.0 P2.0/AD0 P2.1/AD1 P2.2/AD2 P2.3/AD3 P2.4/AD4 P2.5/AD5
KS88C4204 /C4208 30-SDIP (Top View)
P0.2/SI P0.3/CLO P0.4/AD8 P0.5/AD9 P0.6/AD10 P0.7/AD11/PWM0 P3.1 P1.0/T0/ZCD P1.1/BUZ P1.2/INT0 P1.3/INT1/PWM1 P2.7/AD7/SCLK P2.6/AD6/SDAT
Figure 1-3. Assignment Diagram (30-Pin SDIP Package)
XOUT TEST P0.1/SO P0.0/SCK
RESET
P2.0/AD0 P2.1/AD1 P2.2/AD2 P2.3/AD3 P2.4/AD4 P2.5/AD5
KS88C4204 /C4208 28-SOP (Top View)
P0.2/SI P0.3/CLO P0.4/AD8 P0.5/AD9 P0.6/AD10 P0.7/AD11/PWM0 P1.0/T0/ZCD P1.1/BUZ P1.2/INT0 P1.3/INT1/PWM1 P2.7/AD7/SCLK P2.6/AD6/SDAT
Figure 1-4. Assignment Diagram (28-Pin Package)
KS86C4204/C4208/P4208
DESCRIPTIONS
Table 1-1. KS86C4204/C4208/P4208 Descriptions Names P0.0-P0.7 Type Description Bit-programmable port Schmitt trigger input push-pull, open-drain output. Pull-up resistors assignable software. Bit-programmable port Schmitt trigger input push-pull output. Pull-up resistors assignable software. Port pins also used alternative functions. Bit-programmable port Schmitt trigger input push-pull, open drain output. Pull resistors assignable software. Port also used external interrupt, input. Push-pull open-drain output port. Pull-up resistors assignable software. Crystal/ceramic, oscillator signal system clock. System RESET signal input pin. Test signal input (for factory only: must connected VSS) converter reference voltage input ground Voltage input ground Serial interface clock input output Serial data output Serial data output System clock output port CLOCK DATA Hz-20 frequency output buzzer sound. Zero crossing detector input Timer capture input 10-bit output External interrupt input 12-bit output converter input Type Share Pins SCK,SO,SI CLO, AD8-AD11 T0/ZCD INT0 INT1 AD0-AD7
P1.0-P1.3
P2.0-P2.7
P3.0-P3.3 XIN, XOUT RESET TEST AVREF, AVSS VDD, SCLK SDAT INT0 INT1 PWM0 PWM1 AD0-AD1
P0.0 P0.1 P0.2 P0.3 P2.7 P2.6 P1.1 P1.0 P1.0 P1.2 P1.3 P0.7 P1.3 P2.0-P2.7 P0.4-P0.7
KS86C4204/C4208/P4208
CIRCUITS
P-Channel N-Channel Data
P-Channel
Output DIsable
N-Channel
Figure 1-5. Circuit Type
Last Developing: 99.02.02
Figure 1-7. Circuit Type
Pull-Up Resistor Resistor Enable Data Output DIsable Pull-up Resistor P-Channel
Circuit Type
Data
Figure 1-6. Circuit Type
Figure 1-8. Circuit Type
KS86C4204/C4208/P4208
Pull-up Resistor
P-CH Data Output Disable N-CH
Pull-up Enable
Data Output Disable
Pull-up Enable
Input
Figure 1-9. Circuit Type
Figure 1-11. Circuit Type
Pull-up Resistor
P-CH Data Output Disable N-CH
Pull-up Enable
Input Analog Input
Figure 1-10. Circuit Type
KS86C4204/C4208/P4208
ELECTRICAL DATA
OVERVIEW
ELECTRICAL DATA
this section, following KS86C4204/C4208/P4208 electrical characteristics presented tables graphs: Absolute maximum ratings D.C. electrical characteristics A.C. electrical characteristics Operating Voltage Range Schmitt trigger input characteristics Oscillator characteristics Oscillation stabilization time Data retention supply voltage Stop mode Stop mode release timing when initiated RESET Power-on RESET circuit characteristics converter electrical characteristics Zero-crossing detector Zero Crossing Waveform Diagram
ELECTRICAL DATA
KS86C4204/C4208/P4208
Table 16-1. Absolute Maximum Ratings 25°C) Parameter Supply voltage Input voltage Output voltage Output current high Output current Operating temperature Storage temperature TSTG Symbol input ports output ports active pins active active Total current ports Total current ports Conditions Rating
Unit
16-2
KS86C4204/C4208/P4208
ELECTRICAL DATA
Table 16-2. D.C. Electrical Characteristics(30SDIP, 32SOP) 40°C 85°C, Parameter Input high voltage Symbol VIH1 VIH3 Input voltage VIL1 VIL2 Output high voltage Output voltage Input high leakage current ILIH1 ILIH2 Input leakage current ILIL1 ILIL2 Output high leakage current Output leakage current Pull-up resistor ILOH ILOL
RESET
Conditions Ports XOUT Ports
RESET
Unit
VDD=
VDD=
XOUT ports port VDD= VDD=
input pins except ILIH2 XIN, XOUT
input pins except ILIL2 RESET XIN, XOUT output pins output pins Port
RESET
VOUT VOUT
Supply current
mode 16-MHz clock 4-MHz clock
IDD2
Idle mode 16-MHz clock 4-MHz clock
IDD3
Stop mode
NOTE: D.C. electrical values Supply current (IDD1 IDD3) include current drawn through internal pull-up resisters, output port drive current, ADC.
16-3
ELECTRICAL DATA
KS86C4204/C4208/P4208
Table 16-3. D.C. Electrical Characteristics (28SOP) 40°C 85°C, Parameter Input high voltage Symbol VIH1 VIH3 Input voltage VIL1 VIL2 Output high voltage Output voltage Input high leakage current ILIH1 ILIH2 Input leakage current ILIL1 ILIL2 Output high leakage current Output leakage current Pull-up resistor ILOH ILOL
RESET
Conditions Ports XOUT Ports
RESET
Unit
VDD=
VDD=
XOUT ports port VDD= VDD=
input pins except ILIH2 XIN, XOUT
input pins except ILIL2 RESET XIN, XOUT output pins output pins Port
RESET
VOUT VOUT
Supply current
mode 16-MHz clock 3-MHz clock
IDD2
Idle mode 16-MHz clock 3-MHz clock
IDD3
Stop mode
NOTE: D.C. electrical values Supply current (IDD1 IDD3) include current drawn through internal pull-up resisters, output port drive current, ADC.
16-4
KS86C4204/C4208/P4208
ELECTRICAL DATA
Table 16-4. A.C. Electrical Characteristics -40°C 85°C, Parameter Interrupt input high, width input width Symbol tINTH, tINTL tRSL
Conditions Port 1v(INT0, INT1) Input
Unit
1/tCPU tINTL tRSL tINTH
NOTE:
unit tcpu means clock period.
Figure 16-1. Input Timing Measurement Points
16-5
ELECTRICAL DATA
KS86C4204/C4208/P4208
Clock 16MHz 8MHz 4MHz 3MHz 2MHz 1MHz
Supply Voltage
Figure 16-2. Operating Voltage Range (KS86C4204/C4208)
VOUT
Figure 16-3. Schimtt Trigger Input Characteristic Diagram
16-6
KS86C4204/C4208/P4208
ELECTRICAL DATA
Table 16-5. Oscillator Characteristics (30SDIP, 32SOP) 40°C 85°C) Oscillator Main crystal ceramic Clock Circuit
XOUT
Test Condition
Unit
External clock (Main system)
XOUT
oscillator
XOUT
4.75 5.25 Tolerance:
Table 16-6. Oscillation Stabilization Time (28SOP) 40°C 85°C) Oscillator Main crystal ceramic Clock Circuit
XOUT
Test Condition
Unit
External clock (Main system)
XOUT
oscillator
XOUT
4.75 5.25 Tolerance:
16-7
ELECTRICAL DATA
KS86C4204/C4208/P4208
Table 16-7. Oscillation Stabilization Time 40°C 85°C, Oscillator Main crystal Main ceramic External clock (main system) Oscillator stabilization wait time fosc Oscillation stabilization occurs when equal minimum oscillator voltage range. input high width (tXH, tXL) tWAIT when released reset tWAIT when released interrupt Test Condition 216/fosc Unit
NOTES: fosc oscillator frequency. duration oscillator stabilization wait time, tWAIT, when released interrupt determined setting basic timer control register, BTCON.
16-8
KS86C4204/C4208/P4208
ELECTRICAL DATA
Table 16-8. Data Retention Supply Voltage Stop Mode 40°C 85°C, 5.5V) Parameter Data retention supply voltage Data retention supply current Symbol VDDDR IDDDR Conditions Stop mode Stop mode; VDDDR Unit
NOTE: Supply current does include current drawn through internal pull-up resistors external output current loads.
Internal RESET Operation Stop Mode Data Retention Mode
Oscillation Stabilization Time Normal Operating Mode
Execution Stop Instrction
RESET
VDDDR tWAIT
NOTE:
tWAIT same 4096 1/fosc
Figure 16-4. Stop Mode Release Timing When Initiated RESET
16-9
ELECTRICAL DATA
KS86C4204/C4208/P4208
Table 16-9. Power-on RESET Circuit Characteristics Parameter Power-on reset voltage high Power-on reset voltage Power supply voltage rise time Power supply voltage time Power-on reset circuit cunsumption current Symbol VDDH VDDL toff IDDPR Conditions Unit
NOTES: 216/fx 6.55 MHz) Current consumed when power-on reset circuit provided internally.
VDDH
VDDL
toff
Figure16-5. Power-on RESET Timing
16-10
KS86C4204/C4208/P4208
ELECTRICAL DATA
Table 16-10. Converter Electrical Characteristics 40°C 85°C, 1.8/3.0 Parameter Total accuracy Symbol Test Conditions 5.12 clock AVREF 5.12 AVSS Integral linearity error Differential linearity error Offset error Offset error bottom Conversion time(1) Analog input voltage Analog input impedance reference voltage reference ground Analog input current block current
Unit
tCON VIAN AVREF AVSS IADIN IADC
fosc AVREF AVREF AVREF AVREF Power down mode
AVSS
AVREF
NOTES: `Conversion time' time required from moment conversion operation starts until ends. IADC operating current during conversion.
Digital Output 1111 1111 1111 1110 1111 1101 0000 0010 0000 0001 0000 0000 AVSS VEOB
Analog Input V(K-1) V(K) VEOT AVREF
Figure 16-6. Definition
16-1
ELECTRICAL DATA
KS86C4204/C4208/P4208
Table 16-11. Zero Crossing Detector 40°C 85°C, Parameter Zero-crossing detection input voltage Zero-crossing detection accuracy Symbol Test Conditions connection (sine wave) fOSC Unit Vp-p
VAZC
Zero-crossing detection input frequency
1/fzc
input
VAZC
VAZ(P-P)
ZCINT
Figure 16-7. Zero Crossing Waveform Diagram
16-12
KS86C4204/C4208/P4208
MECHANICAL DATA
OVERVIEW
MECHANICAL DATA
KS86C4204/C4208 available 30-pin SDIP package (Samsung: 30-SDIP-400) 32-pin package (32-SOP-450A) 28-pin package (28-SOP-375). Package dimensions shown Figures 17-1, 17-2, 17-3
0-15
8.94
27.88MAX 27.48
0.51
0.56 (1.30) 1.12
1.778
NOTE
Dimensions millimeters.
Figure 17-1. 30-Pin SDIP Package Dimensions
3.30
5.08
3.81
30-SDIP-400
10.16
MECHANICAL DATA
KS86C4204/C4208/P4208
12.00
8.34
2.00
2.40
19.90
0.20
0.05
(0.43)
0.40
1.27
NOTE:
Dimensions millimeters
Figure 17-2. 32-SOP-450A Package Dimensions
17-2
0.05
0.78
32-SOP-450A
11.43
KS86C4204/C4208/P4208
MECHANICAL DATA
10.45
7.70
18.02 17.62
2.15 2.50 0.15
0.10 0.05
(0.56)
1.27
NOTE:
Dimensions millimeters
Figure 17-3. 28-SOP-375 Package Dimensions
0.05
0.60
28-SOP-375
9.53
17-3
MECHANICAL DATA
KS86C4204/C4208/P4208
NOTES
17-4
KS86C4204/C4208/P4208
KS86P4208
OVERVIEW
KS86P4208
KS86P4208 single-chip CMOS microcontroller (One Time Programmable) version KS86C4204/C4208 microcontroller. on-chip instead masked ROM. EPROM accessed serial data format. KS86P4208 fully compatible with KS86C4204/C4208, both function configuration. Because simple programming requirements, KS86P4208 ideal evaluation chip KS86C4204/C4208.
XOUT TEST /VPP P0.1/SO P0.0/SCK
RESET
P3.0 P2.0/AD0 P2.1/AD1 P2.2/AD2 P2.3/AD3 P2.4/AD4 P2.5/AD5 AVSS
KS86P4208 30-SDIP (Top View)
P0.2/SI/SCL P0.3/CLO/SDA P0.4/AD8 P0.5/AD9 P0.6/AD10 P0.7/AD11/PWM0 P3.1 P1.0/T0/ZCD P1.1/BUZ P1.2/INT0 P1.3/INT1/PWM1 P2.7/AD7/SCLK P2.6/AD6/SDAT AVREF
NOTE:
bolds indicate name.
Figure 18-1. Assignment Diagram (30-Pin SDIP Package)
KS86P4208
KS86C4204/C4208/P4208
XOUT TEST/V P0.1/SO P0.0/SCK
RESET
P3.0 P3.2 P2.0/AD0 P2.1/AD1 P2.2/AD2 P2.3/AD3 P2.4/AD4 P2.5/AD5 AVSS
KS86P4208 32-SOP
(Top View)
P0.2/SI/SCL P0.3/CLO/SDA P0.4/AD8 P0.5/AD9 P0.6/AD10 P0.7/AD11/PWM0 P3.1 P3.3 P1.0/T0/ZCD P1.1/BUZ P1.2/INT0 P1.3/INT1/PWM1 P2.7/AD7/SCLK P2.6/AD6/SDAT AVREF
NOTE:
bolds indicate name.
Figure 18-2. Assignment Diagram (32-Pin Package)
XOUT TEST/V P0.1/SO P0.0/SCK
RESET
P2.0/AD0 P2.1/AD1 P2.2/AD2 P2.3/AD3 P2.4/AD4 P2.5/AD5 AVSS
KS86P4208 28-SOP (Top View)
P0.2/SI/SCL P0.3/CLO/SDA P0.4/AD8 P0.5/AD9 P0.6/AD10 P0.7/AD11/PWM0 P1.0/T0/ZCD P1.1/BUZ P1.2/INT0 P1.3/INT1/PWM1 P2.7/AD7/SCLK P2.6/AD6/SDAT AVREF
NOTE:
bolds indicate name.
Figure 18-3. Assignment Diagram (28-Pin Package)
18-2
KS86C4204/C4208/P4208
KS86P4208
Table 18-1. Descriptions Pins Used Read/Write EPROM Main Chip Name P0.3 Name SDAT KS86P4208 SDIP: SOP: KS86P4208 SDIP: SOP: During Programming Function Serial data (output when reading, Input when writing) Input push-pull output port assigned Serial clock (input only pin)
P0.2
SCLK
TEST
(TEST)
Power supply EPROM cell writing (indicates that enters into writing mode). When 12.5 applied, writing mode when applied, reading mode. (Option)
RESET VDD/VSS
RESET VDD/VSS
KS86P4208 SDIP: 30/1 SOP:
Chip Initialization Logic power supply pin.
Table 18-2. Comparison KS86P4208 KS86C4204/C4208 Features Characteristic Program Memory Operating Voltage (VDD) Programming Mode Configuration EPROM Programmability KS86P4208 8-Kbyte EPROM SOP: 5.5) (TEST) 12.5 SDIP/32 SOP/28SOP User Program time Programmed factory KS86C4204/C4208 4/8-Kbyte mask SOP: 5.5)
OPERATING MODE CHARACTERISTICS When 12.5 supplied (TEST) KS86P4208, EPROM programming mode entered. operating mode (read, write, read protection) selected according input signals pins listed Table 18-3 below. Table 18-3. Operating Mode Selection Criteria
(TEST)
REG/MEM
ADDRESS(A15-A0)
MODE EPROM read EPROM program EPROM verify EPROM read protection
12.5 12.5 12.5
0000H 0000H 0000H 0E3FH
NOTE: means level; means High level.
18-3
KS86P4208
KS86C4204/C4208/P4208
NOTES
18-4

Other recent searches


TMS320VC5401 - TMS320VC5401   TMS320VC5401 Datasheet
ST72361 - ST72361   ST72361 Datasheet
LT3748 - LT3748   LT3748 Datasheet
DMR20A - DMR20A   DMR20A Datasheet
bq29330 - bq29330   bq29330 Datasheet
2SA1526 - 2SA1526   2SA1526 Datasheet
2SC3920 - 2SC3920   2SC3920 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive