System Solution DS087 (v2.2) June 2003 Preliminary Product S
|
|
|
Top Searches for this datasheet
System Solution
DS087 (v2.2) June 2003
Preliminary Product Specification
Summary
System-level, high capacity, preconfigured solution VirtexSeries FPGAs, Virtex-II Series Platform FPGAs, SpartanFPGAs Industry standard Flash memory combined with Xilinx controller technology single package Effortless density migration: XCCACEM16-BG388I Megabit (Mb)) XCCACEM32-BG388I XCCACEM64-BG388I densities available 388-pin Ball Grid Array package I/O: 1.8V, 2.5V, 3.3V Configuration rates second (Mb/s) Flexible configuration solution: SelectMAP (control four FPGAs) Slave-Serial Concurrent Slave-Serial eight separate chains) Built-in decompressor compressed bitstreams JTAG interface allows: Access standard Flash memory Boundary Scan testing Native interface standard Flash memory provided for: External parallel programming Processor access unused Flash memory locations Supports eight separate design sets (selectable mode pins JTAG), enabling systems reconfigure FPGAs different functions Compatible with IEEE Standard 1149.1 Xilinx iMPACT software format program bitstreams into standard Flash internal Flash programming engine
Description
System ACEMulti-Package Module (MPM) solution addresses need space-efficient, pre-engineered, high-density configuration solution multiple FPGA systems. System technology ground-breaking in-system programmable configuration solution that provides substantial savings development effort cost over traditional PROM embedded solutions high capacity FPGA systems. shown Figure System solution multi-package module that includes System controller, configuration PROM, Flash Memory. System four major interfaces. (See Figure boundary scan JTAG interface provided boundary scan test boundary-scan-based Flash memory programming. system control interface provides input system clock, design selection pins, system configuration control signals, system configuration status signals. native Flash memory interface provides direct read write access Flash memory unit. target FPGA interface provides signals configure target FPGAs Slave-Serial, concurrent Slave-Serial, SelectMAP configuration modes. Separate power pins provide voltage compatibility control target FPGA configuration interface system control/status interface. Figure complete view components schematic signals System MPM.
2003 Xilinx, Inc. rights reserved. Xilinx trademarks, registered trademarks, patents, disclaimers listed other trademarks registered trademarks property their respective owners. specifications subject change without notice.
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
16/32/64 Mbit Flash Memory Metal Package: TSOP Dimensions: PROM XC18V01 Package: VQ44 Dimensions: Module Virtex XCV50E Configuration Controller Package: CS144 Dimensions:
System BG388 Complete Assembly Dimensions:
DS087_01_081501
Figure System Assembly
System
Boundary Scan Interface System Control Interface
XCV50E Configuration Controller
PROM
Slave-Serial SelectMAP
Target FPGA Interface
Native Flash Memory
Flash Memory
ds087_02_091001
Figure System Interfaces
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
System
RESET 4.7k 3.3v
XCV50E
4.7k 3.3v
XC18V01
OE/RESET DEVRDY FCMRESET SYSRESET SYSCLK BITSTRSEL[2:0] STATUS[3:0] CFG_MODE[2:0] CFG_CLK CFG_BUSY CFG_INIT CFG_DONE CFG_PROG CFG_WRITE CFG_CS[3:0] CFG_DATA[7:0]
Flash
RESET FLASH_IO_LEVEL
RESET A0-A21 DQ0-DQ15
CCLK INIT DONE PROGRAM
/BYTE A0-A21(1) DQ0-DQ15 ACC/WP
RY/BY
RY/BY FCM_ENABLE SYSRESET
A0-A21
SYSCLK BITSTRSEL[2:0] STATUS[3:0] CFG_MODE[2:0] CFG_CLK CFG_BUSY CFG_INIT CFG_DONE VCCO VCCO VCCO CFG_PROG CFG_WRITE CFG_CS[3:0] CFG_DATA[7:0] Notes: XCCACEM64 only; XCCACEM32 XCCACEM64 only. XCCACEM64; BYTE XCCACEM16 XCCACE32.
DQ0-DQ15 RY/BY
FCM_ENABLE FLASH_VCCO CFG_VCCO CTRL_VCCO
XCCACEM16 XCCACEM32 only. XCCACEM64 only. XCCACEM64; ACC/WP XCCACEM32. ACC/WP maximum tolerance 3.6V. RESET maximum tolerance 3.6V.
DS087_03_012403
Figure System Schematic
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Descriptions
This section provides native Flash interface, Boundary Scan, target FPGA configuration pinout information. with restrictions. Note Table descriptions restrictions.
Notes: native Flash memory interface pins connected System controller (except where explicitly noted description). FCM_ENABLE must driven externally access Flash memory without contention with System controller. other times, FCM_ENABLE should held High enable system controller's access Flash memory.
Native Flash Interface Pins
native Flash memory pins routed pins System ball-grid-array. Thus, Flash memory available system direct read write access
Table Native Flash Memory Interface Pins Name A0-A21 DQ0-DQ15 RESET Type Description Flash memory address bus. exists XCCACEM64 only. exists XCCACEM32 XCCACEM64 only. Flash memory data bus. Flash memory hardware reset. When asserted, Flash operations immediately terminated Flash reset read mode. When RESET held High, Flash memory into standby mode. RESET connected System controller that maximum tolerance 3.6V. Flash memory chip enable. When RESET held High, Flash memory into standby mode. Flash memory output enable. Flash memory write enable. Flash memory READY/BUSY signal. Open-drain output. When Low, RY/BY signal indicates that Flash actively erasing, programming, resetting. XCCACEM16 XCCACEM32 only. Flash memory hardware write protect. XCCACEM32 WP/ACC connected System controller that maximum tolerance 3.6V. Flash memory accelerated mode pin. XCCACEM64 independent rest System controller used Flash memory into accelerated program operation when FCM_ENABLE Low. signal must pulled 3.3V. Flash memory XCCACEM64 only. This must connected 3.3V compatibility with System controller. BYTE Flash memory byte-wide data mode. XCCACEM16 XCCACEM32 only. BYTE mode used external access Flash memory. other times, BYTE must held High because System controller accesses Flash memory 16-bit word mode.
RY/BY
Output
Input
Power FLASH_IO_LEVEL(1) Input
Notes:
FLASH_IO_LEVEL connected BYTE depending Flash density.
Boundary Scan Pins
System controller (Virtex-E XCV50E) System controller PROM (XC18V01) both IEEE Standard 1149.1 compatible devices. System connects these devices into internal scan chain comprised XC18V01 device followed XCV50E device. internal scan chain accessible through boundary scan test access port (TAP) BG388 package. Table
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
Table IEEE 1149.1 Boundary Scan Pins Name Type Input Description IEEE 1149.1 test clock pin. System connected XCV50E XC18V01 pins. default, XCV50E internal pull-up resistor pin. IEEE 1149.1 test mode select pin. System connected XCV50E XC18V01 pins which have internal pull-up resistors. IEEE 1149.1 test data input pin. System connected XC18V01 which internal pull-up resistor. IEEE 1149.1 test data output pin. System connected XCV50E which default internal pull-up resistor.
Input
Input Output
Target FPGA Configuration Pins
Table provides target FPGA configuration pins. Table Target FPGA Configuration Pins Name CFG_DATA[0] Type Output Description Slave-Serial configuration mode, CFG_DATA[0] serial data signal Serial-Slave Chain connected first FPGA Slave-Serial Chain Slave-SelectMAP configuration mode, CFG_DATA[0] data SelectMAP connected target FPGAs. Slave-Serial configuration mode, CFG_DATA[1] serial data signal Serial-Slave Chain connected first FPGA Slave-Serial Chain Slave-SelectMAP configuration mode, CFG_DATA[1] data SelectMAP connected target FPGAs. Slave-Serial configuration mode, CFG_DATA[2] serial data signal Serial-Slave Chain connected first FPGA Slave-Serial Chain Slave-SelectMAP configuration mode, CFG_DATA[2] data SelectMAP connected target FPGAs. Slave-Serial configuration mode, CFG_DATA[3] serial data signal Serial-Slave Chain connected first FPGA Slave-Serial Chain Slave-SelectMAP configuration mode, CFG_DATA[3] data SelectMAP connected target FPGAs. Slave-Serial configuration mode, CFG_DATA[4] serial data signal Serial-Slave Chain connected first FPGA Slave-Serial Chain Slave-SelectMAP configuration mode, CFG_DATA[4] data SelectMAP connected target FPGAs. Slave-Serial configuration mode, CFG_DATA[5] serial data signal Serial-Slave Chain connected first FPGA Slave-Serial Chain Slave-SelectMAP configuration mode, CFG_DATA[5] data SelectMAP connected target FPGAs.
CFG_DATA[1]
Output
CFG_DATA[2]
Output
CFG_DATA[3]
Output
CFG_DATA[4]
Output
CFG_DATA[5]
Output
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Table Target FPGA Configuration Pins (Continued) Name CFG_DATA[6] Type Output Description Slave-Serial configuration mode, CFG_DATA[6] serial data signal Serial-Slave Chain connected first FPGA Slave-Serial Chain Slave-SelectMAP configuration mode, CFG_DATA[6] data SelectMAP connected target FPGAs. Slave-Serial configuration mode, CFG_DATA[7] serial data signal Serial-Slave Chain connected first FPGA Slave-Serial Chain Slave-SelectMAP configuration mode, CFG_DATA[7] data SelectMAP connected target FPGAs. CFG_MODE pins configuration mode target FPGAs. Connect CFG_MODE[0] target FPGAs. CFG_MODE pins configuration mode target FPGAs. Connect CFG_MODE[1] target FPGAs. CFG_MODE pins configuration mode target FPGAs. Connect CFG_MODE[2] target FPGAs. CFG_CCLK configuration clock source target FPGAs. CFG_CCLK derived from SYSCLK. CFG_CCLK frequency half SYSCLK frequency. Connect CFG_CCLK CCLK target FPGAs. CFG_PROG pulsed beginning configuration download reset configuration state target FPGAs. CFG_PROG connected PROG_B PROGRAM (see Table target FPGAs. Target FPGA INIT monitor pin. start configuration process, System controller waits INIT High before initiating delivery configuration data through CFG_DATA pins. CFG_INIT connected INIT target FPGAs. When CFG_BUSY High, CFG_DATA outputs held. target FPGA configuration mode Slave-SelectMAP, connect CFG_BUSY BUSY target FPGAs. Otherwise, pull-down CFG_BUSY GND. CFG_DONE monitors DONE status target FPGAs. Connect CFG_DONE DONE target FPGAs. DONE must pulled High with external 330- pull-up resistor. BitGen option DriveDONE should left default "NO" setting when generating bitstreams Xilinx FPGAs. Slave-SelectMAP write-enable pin. Connect CFG_WRITE RDWR_B target FPGAs. Leave this signal unconnected Slave-Serial mode. Slave-SelectMAP chip-enable target FPGA Connect CFG_CS[0] CS_B target FPGA Slave-SelectMAP chip-enable target FPGA Connect CFG_CS[1] CS_B target FPGA Slave-SelectMAP chip-enable target FPGA Connect CFG_CS[2] CS_B target FPGA Slave-SelectMAP chip-enable target FPGA Connect CFG_CS[3] CS_B target FPGA
CFG_DATA[7]
Output
CFG_MODE[0] CFG_MODE[1] CFG_MODE[2] CFG_CCLK
Output Output Output Output
CFG_PROG
Output
CFG_INIT
Input
CFG_BUSY
Input
CFG_DONE
Input
CFG_WRITE
Output
CFG_CS[0] CFG_CS[1] CFG_CS[2] CFG_CS[3]
Output Output Output Output
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
System Control Status Pins
Table provides system control status pins. Table System Control Status Pins Name FCM_ENABLE Type Input Description System controller enable. When this held Low, System controller (XCV50E) pins tied Flash memory 3-stated allowing external peripherals access Flash memory without contention. System FPGA reset pin. FCMRESET connected internal XCV50E PROGRAM pin. Applying pulse FCMRESET resets XCV50E forces XCV50E reconfigure itself from XC18V01 PROM. (The XCV50E automatically configures itself from XC18V01 PROM power-up.) System FPGA DONE pin. DEVRDY connected XCV50E DONE pin. When DEVRDY High, XCV50E (System controller) configured ready operation. SYSCLK system clock input System control logic. Hold SYSRESET High least SYSCLK cycles reset System control logic. Upon release from reset condition, System initiates download procedure target FPGAs. System controller revision displayed STATUS[3:0] when SYSRESET held High. BITSTRSEL pins determine which eight configuration data streams download target FPGA. STATUS pins indicate status System control logic. FCMRESET FPGA reset strictly used reload System controller (XCV50E) version from internal PROM (XC18V01). This automatically happens power-up. ensure that proper voltage applied System MPM, reset used hold internal controller (XCV50E) configuration. RESET signal connected directly Flash memory should only driven when used Native Flash Interface mode.
FCMRESET
Input
DEVRDY
Output
SYSCLK SYSRESET
Input Input
BITSTRSEL[2:0] STATUS[3:0]
Input Output
Reset Pins
System three reset pins accommodate internal Flash, FPGA (XCV50E), system-level resets. SYSRESET system-level reset which utilized re-initiate download procedure target FPGAs. When changing data sets through BITSTRSEL[2:0], this reset used update target FPGAs.
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Power Ground Pins
System requires least power supplies: 1.8V supplies power System configuration controller XCV50E) core; 3.3V supplies power Flash memory configuration controller PROM XC18V01). Additional power supplies required output voltage compatibility pins: FLASH_VCCO, CFG_VCCO, CTRL_VCCO. Figure Table description System power pins.
System
Control Circuits
CTRL_VCCO Compatible with Control Circuits CTRL_VCCO
1.8v 3.3v VCCint1 VCCint2 FLASH_VCCO FLASH_IO_LEVEL CFG_VCCO Compatible with Target FPGAs CFG_VCCO Configuration Signals Slave-Serial Slave-SelectMAP
XILINX Virtex-II
BITSTRSEL[0-2] SYSCLK SYSRESET
System Signals
Control Signals
XILINX XILINX Spartan-II Virtex-II
DS087_04_121902
Figure Power Pins
Table Power Ground Pins Name VCCint1 Type Power Description 1.8V power supply pins Virtex-E XCV50E configuration controller core. 1.8V power supply should rise prior simultaneously FLASH_VCCO, CTRL_VCCO, CFG_VCCO power supplies, otherwise, XCV50E device might draw excessive current. 3.3V power supply pins Flash memory XC18V01 PROM. 3.3V power supply banks connecting Virtex-E XCV50E controller Flash memory. Configurable power supply banks target FPGA configuration interface. Connect this power voltage that compatible with target FPGA configuration pins. Configurable power supply banks system interface. Connect this power voltage that compatible with system control status monitor signals. Flash memory XCCACEM64 only. This must connected 3.3V compatibility with System controller. Ground.
VCCint2 FLASH_VCCO CFG_VCCO
Power Power Power
CTRL_VCCO
Power
FLASH_IO_LEVEL
Power Ground
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
Pinout
Table Table 7provide System pinout. Table System Pinout Name DQ10 DQ11 DQ12 DQ13 XCCACEM16-BG388I AD26 AC25 AB26 AA26 AD25 AC26 AB25 AA25 XCCACEM32-BG388I AD26 AC25 AB26 AA26 AD25 AC26 AB25 AA25 XCCACEM64-BG388I AD26 AC25 AB26 AA26 AD25 AC26 AB25 AA25
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Table System Pinout (Continued) Name DQ14 DQ15 RESET RY/BY FLASH_IO_LEVEL FCM_ENABLE FCMRESET DEVRDY SYSCLK SYSRESET BITSTRSEL[0] BITSTRSEL[1] BITSTRSEL[2] STATUS[0] STATUS[1] STATUS[2] STATUS[3] CFG_DATA[0] CFG_DATA[1] CFG_DATA[2] CFG_DATA[3] CFG_DATA[4] CFG_DATA[5] CFG_DATA[6] CFG_DATA[7] CFG_MODE[0] CFG_MODE[1] CFG_MODE[2] CFG_CCLK CFG_BUSY XCCACEM16-BG388I AE23 AE26 XCCACEM32-BG388I AE23 AE26 XCCACEM64-BG388I AE23 AE26
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
Table System Pinout (Continued) Name CFG_INIT CFG_PROG CFG_DONE CFG_WRITE CFG_CS[0] CFG_CS[1] CFG_CS[2] CFG_CS[3] CTRL_VCCO CFG_VCCO FLASH_VCCO VCCint1 XCCACEM16-BG388I A16, B14, J26, L26, AF13, C10, D13, D14, AA23, AB4, AB23, AC4, AC11, AC12, AC13, AC18, AC19, AC20, D17, D18, D21, D22, D23, E23, H23, J23, N23, P23, V26, A26, AA3, AB24, AD16, AD22, AE2, AE11, AE12, AE18, AE22, AE25, AF1, AF26, B15, B19, B22, B25, D10, D11, F23, H25, K23, L11, L12, L13, L14, L15, L16, M11, M12, M13, M14, M15, M16, M23, N11, N12, N13, N14, N15, N16, P11, P12, P13, P14, P15, P16, R11, R12, R13, R14, R15, R16, R23, T11, T12, T13, T14, T15, T16, T23, XCCACEM32-BG388I A16, B14, J26, L26, AF13, C10, D13, D14, AA23, AB4, AB23, AC4, AC11, AC12, AC13, AC18, AC19, AC20, D17, D18, D21, D22, D23, E23, H23, J23, N23, P23, V26, A26, AA3, AB24, AD16, AD22, AE2, AE11, AE12, AE18, AE22, AE25, AF1, AF26, B15, B19, B22, B25, D10, D11, F23, H25, K23, L11, L12, L13, L14, L15, L16, M11, M12, M13, M14, M15, M16, M23, N11, N12, N13, N14, N15, N16, P11, P12, P13, P14, P15, P16, R11, R12, R13, R14, R15, R16, R23, T11, T12, T13, T14, T15, T16, T23, XCCACEM64-BG388I A16, B14, J26, L26, AF13, C10, D13, D14, AA23, AB4, AB23, AC4, AC11, AC12, AC13, AC18, AC19, AC20, D17, D18, D21, D22, D23, E23, H23, J23, N23, P23, V26, A26, AA3, AB24, AD16, AD22, AE2, AE11, AE12, AE18, AE22, AE25, AF1, AF26, B15, B19, B22, B25, D10, D11, F23, H25, K23, L11, L12, L13, L14, L15, L16, M11, M12, M13, M14, M15, M16, M23, N11, N12, N13, N14, N15, N16, P11, P12, P13, P14, P15, P16, R11, R12, R13, R14, R15, R16, R23, T11, T12, T13, T14, T15, T16, T23,
VCCint2
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Table System Pinout Connects Name Connects XCCACEM16-BG388I A12, A13, A14, A17, A18, A19, A20, A21, A22, A23, A24, A25, B10, B11, B12, B13, B16, B17, B18, B20, B21, B23, B24, B26, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, D12, D15, D16, D19, D20, D24, D25, D26, E24, E25, E26, F24, F25, G23, G24, G25, H24, J24, J25, K24, K25, L23, L24, L25, M24, M25, M26, N24, N25, P24, P25, P26, R24, T24, U23, U24, V23, V24, W23, W24, Y24, AA4, AA24, AB3, AC3, AC5, AC6, AC7, AC8, AC9, AC10, AC14, AC15, AC16, AC17, AC21, AC22, AC23, AC24, AD3, AD4, AD5, AD6, AD7, AD8, AD9, AD10, AD11, AD12, AD13, AD14, AD15, AD17, AD18, AD19, AD20, AD21, AD23, AD24, AE5, AE6, AE7, AE8, AE9, AE10, AE13, AE14, AE15, AE16, AE17, AE19, AE20, AE21, AE24, AF5, AF6, AF7, AF10, AF11, AF12, AF14, AF15, AF16, AF17, AF18, AF19, AF20, AF21, AF22, AF23, AF24, AF25 XCCACEM32-BG388I A12, A13, A14, A17, A18, A19, A20, A21, A22, A23, A24, A25, B10, B11, B12, B13, B16, B17, B18, B20, B21, B23, B24, B26, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, D12, D15, D16, D19, D20, D24, D25, D26, E24, E25, E26, F24, F25, G23, G24, G25, H24, J24, J25, K24, K25, L23, L24, L25, M24, M25, M26, N24, N25, P24, P25, P26, R24, T24, U23, U24, V23, V24, W23, W24, Y24, AA4, AA24, AB3, AC3, AC5, AC6, AC7, AC8, AC9, AC10, AC14, AC15, AC16, AC17, AC21, AC22, AC23, AC24, AD3, AD4, AD5, AD6, AD7, AD8, AD9, AD10, AD11, AD12, AD13, AD14, AD15, AD17, AD18, AD19, AD20, AD21, AD23, AD24, AE5, AE6, AE7, AE8, AE9, AE10, AE13, AE14, AE15, AE16, AE17, AE19, AE20, AE21, AE24, AF5, AF6, AF7, AF10, AF11, AF12, AF14, AF15, AF16, AF17, AF18, AF19, AF20, AF21, AF22, AF23, AF24, AF25 XCCACEM64-BG388I A12, A13, A14, A17, A18, A19, A20, A21, A22, A23, A24, A25, B10, B11, B12, B13, B16, B17, B18, B20, B21, B23, B24, B26, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, D12, D15, D16, D19, D20, D24, D25, D26, E24, E25, E26, F24, F25, G23, G24, G25, H24, J24, J25, K24, K25, L23, L24, L25, M24, M25, M26, N24, N25, P24, P25, P26, R24, T24, U23, U24, V23, V24, W23, W24, Y24, AA4, AA24, AB3, AC3, AC5, AC6, AC7, AC8, AC9, AC10, AC14, AC15, AC16, AC17, AC21, AC22, AC23, AC24, AD3, AD4, AD5, AD6, AD7, AD8, AD9, AD10, AD11, AD12, AD13, AD14, AD15, AD17, AD18, AD19, AD20, AD21, AD23, AD24, AE5, AE6, AE7, AE8, AE9, AE10, AE13, AE14, AE15, AE16, AE17, AE19, AE20, AE21, AE24, AF5, AF6, AF7, AF10, AF11, AF12, AF14, AF15, AF16, AF17, AF18, AF19, AF20, AF21, AF22, AF23, AF24, AF25
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
Configuration Overview
System engineered high-speed configuration high-density FPGAs. Multiple configuration modes supported target FPGAs including Concurrent Slave-Serial mode, Slave-SelectMAP mode, Slave-Parallel mode. System handles storage eight separate configuration data sets. Each data optionally compressed reduce overall storage requirements. data that downloads power will selected depending state BITSTRSEL pins. eight data sets selected reconfigure target FPGAs time during system operation. System solution pre-engineered storage delivery system with direct support high-density high-speed configuration needs Virtex-II family. example, System configure Virtex-II XC2V6000, which requires 21,849,504 configuration bits, Slave-Serial mode milliseconds Slave-SelectMAP mode milliseconds. fact, System configure XC2V6000 devices concurrently Slave-Serial mode milliseconds. Table maximum configuration rates. Table FPGA configuration compatibility cross-reference. Table System FPGA configuration signal cross-reference.
Configuration Modes
System supports high-speed FPGA configuration Slave-Serial Slave-SelectMAP configuration modes. Table Maximum Configuration Rates Maximum Configuration Clock (CFG_CCLK) Rate SYSCLK Rate) Average Configuration Clock Rate SYSCLK Rate)
Configuration Mode Slave-SelectMAP Slave-Serial Concurrent Slave-Serial Chains Concurrent Slave-Serial Chains Concurrent Slave-Serial Chains
Maximum System Clock Rate (SYSCLK)
Maximum Average Combined Configuration Rate Mb/s Mb/s Mb/s Mb/s chain) Mb/s Mb/s chain) Mb/s Mb/s chain)
Table FPGA Configuration Compatibility Cross-Reference General Description Serial Configuration Mode Parallel Configuration Mode Clock Source External Data Path 1-bit Delivery Method Cascade through FPGAs daisy-chain style Chip-selected device configuration data Virtex-II Slave-Serial Virtex Virtex-E Slave-Serial Spartan-II Slave-Serial
External
8-bits
SlaveSelectMAP
SelectMAP
Slave-Parallel
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Table System FPGA Configuration Signal Cross-Reference FPGA Configuration Signal Configuration Mode Configuration Clock Configuration Data System CFG_MODE[2:0] CFG_CLK CFG_DATA[7:0] Virtex-II Virtex-II CCLK DIN/D0 PROG_B INIT_B BUSY DONE RDWR_B Virtex/ Virtex-E CCLK DIN/D0 PROGRAM INIT BUSY DONE WRITE Spartan-II/IIE CCLK DIN/D0 PROGRAM INIT BUSY DONE WRITE
Configuration Reset Configuration Configuration Busy Configuration Done SelectMAP/SlaveParallel Read/Write Signal SelectMAP/SlaveParallel Chip Select Signal
CFG_PROG CFG_INIT CFG_BUSY CFG_DONE CFG_WRITE
CFG_CS[3:0]
CS_B
Slave-Serial
Similar Xilinx PROM solution, System single package solution that supports configuration single, cascaded chain Slave-Serial FPGAs. With maximum configuration clock rate MHz, System twice fast nearest Xilinx PROM configuration solution Slave-Serial mode. System additional support concurrently configuring multiple chains Slave-Serial FPGAs. Multiple data output pins System concurrently supply bitstreams eight Slave-Serial FPGA chains. Although each Slave-Serial chain maximum configuration clock rate MHz, maximum delivery rate Mb/s maintained across concurrent Slave-Serial FPGA chains cumulative maximum Mb/s. (152 Mb/s maximum read rate from Flash memory System MPM.) Concurrent Slave-Serial configuration mode, bitstreams individual Slave-Serial chains interleaved optimized concurrent configuration two, four, eight Slave-Serial FPGA chains. Configuration time storage requirements optimal when data stream sizes equivalent across concurrent Slave-Serial FPGA chains. connectivity between System Slave-Serial FPGA chain similar connectivity between Xilinx PROM Slave-Serial FPGA chain. configuration signals between Concurrent Slave-Serial FPGA chains common except that data first chain originates from System CFG_DATA[0] pin, data second chain originates from System CFG_DATA[1] pin, etc. Figure schematic Slave-Serial configuration signal connections, Table list Slave-Serial configuration signals. voltage compatibility System configuration interface configurable CFG_VCCO pin. CFG_VCCO should connected voltage level that compatible with target FPGAs. Typically, CFG_VCCO connected either 3.3V Consult target FPGA data sheet appropriate configuration signal voltage level. Identical configuration multiple target FPGAs from bitstream achieved through appropriate configuration signal connections. Figure shows example FPGAs that identically configured from single bitstream. Table provides Slave-Serial configuration signals.
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
Configuration Modes
SelectMAP
Chip Selects Devices
Flash Memory
System Configuration Controller Mb/s
SelectMAP
FPGA
FPGA
FPGA
FPGA
Slave-Serial
Flash Memory
System Mb/s Serial data stream Configuration Controller
FPGA
FPGA
FPGA
Concurrent Slave-Serial
Flash Memory
Mb/s Serial data stream System Configuration chains Controller 66Mb/s chain Serial data stream
FPGA FPGA
FPGA
FPGA
FPGA
FPGA
ds087_05_021203
Figure System Configuration Modes
Table Slave-Serial FPGA Configuration Signals System CFG_MODE[0] CFG_MODE[1] CFG_MODE[2] CFG_CCLK CFG_PROG CFG_INIT CFG_DONE CFG_DATA[0] CFG_DATA[1] CFG_DATA[2] CFG_DATA[3] CFG_DATA[4] Single Slave-Serial Chain FPGAs FPGAs FPGAs CCLK FPGAs PROG_B FPGAs INIT_B FPGAs DONE FPGAs first FPGA Chain Slave-Serial Chains FPGAs FPGAs FPGAs CCLK FPGAs PROG_B FPGAs INIT_B FPGAs DONE FPGAs first FPGA Chain first FPGA Chain Four Slave-Serial Chains FPGAs FPGAs FPGAs CCLK FPGAs PROG_B FPGAs INIT_B FPGAs DONE FPGAs first FPGA Chain first FPGA Chain first FPGA Chain first FPGA Chain Eight Slave-Serial Chains FPGAs FPGAs FPGAs CCLK FPGAs PROG_B FPGAs INIT_B FPGAs DONE FPGAs first FPGA Chain first FPGA Chain first FPGA Chain first FPGA Chain first FPGA Chain
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Table Slave-Serial FPGA Configuration Signals (Continued) CFG_DATA[5] CFG_DATA[6] CFG_DATA[7] first FPGA Chain first FPGA Chain first FPGA Chain
CFG_VCCO 3.3V 3.3V 3.3V 3.3V 3.3V
4.7k 4.7k 4.7k 4.7k 4.7k
System
4.7k
FPGA
(Chain Device
FPGA
(Chain Device
FLASH_IO_LEVEL
CFG_VCCO CFG_MODE[2] CFG_MODE[1] CFG_MODE[0] CFG_CCLK CFG_INIT CFG_DONE CFG_PROG CFG_BUSY
CFG_DATA[7:0]
4.7k CCLK INIT_B DONE PROG_B DOUT
CCLK INIT_B DONE PROG_B
DOUT
FCM_ENABLE FCMRESET Source Switch
LEDS
SYSCLK BITSTRSEL[2:0] STATUS[3:0] SYSRESET
Push Button
DEVRDY
Notes: Supply voltage CFG_VCCO that compatible with FPGA configuration pins. Only XCCACEM16; Combined ACC/WP XCCACEM32; Separate XCCACEM64. CFG_DATA[0] systems with slave-serial chain; CFG_DATA[1:0] systems with concurrent slave-serial chains; CFG_DATA[3:0] systems with four concurrent slave-serial chains; CFG_DATA[7:0] systems with eight concurrent slave-serial chains. Refer Table
DS087_05_022203
CFG_DATA[7:1] Concurrent Slave-Serial FPGA Chains (1-7)
Figure Slave-Serial Configuration Mode Concurrent slave-serial configuration time determined time required download configuration data slave-serial chain containing greatest number bits. example, board four XC2V1000s XC2V6000, then optimal configuration time obtained assigning four XC2V1000s slave-serial chain, XC2V6000 second slave-serial chain. first slave-serial chain contains 16,330,368 configuration bits, while second contains 21,849,504 bits. Configuration time FPGAs concurrent slave-serial chains determined time takes download SC2V6000 configuration data (21,849,504 bits) second chain. Table interleaved bitstream file size optimized distributing FPGA exactly slave-serial chains balancing total number configuration bits each chain.
Table Virtex-II Bitstream Lengths Device XC2V40 XC2V80 XC2V250 XC2V500 XC2V1000 XC2V1500 XC2V2000 XC2V3000 XC2V4000 XC2V6000 XC2V8000 Bitstream Length 360,096 635,296 1,697,184 2,761,888 4,082,592 5,659,296 7,492,000 10,494,368 15,659,936 21,849,504 29,063,072
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
Chain Cascaded FPGAs
System Solution
CFG_VCCO 3.3V 3.3V 3.3V 3.3V 3.3V
4.7k 4.7k 4.7k 4.7k 4.7k
System
CFG_DATA[0] CCLK INIT_B DONE PROG_B
FPGA
CFG_DATA[0]
FPGA
FLASH_IO_LEVEL
CFG_VCCO CFG_DATA[0] CFG_MODE[2] CFG_MODE[1] CFG_MODE[0] CFG_CCLK CFG_INIT CFG_DONE CFG_PROG CFG_BUSY
FCM_ENABLE FCMRESET Source Switch
LEDS
CCLK INIT_B DONE PROG_B
SYSCLK BITSTRSEL[2:0] STATUS[3:0] SYSRESET
Push Button
DEVRDY
Notes: Supply voltage CFG_VCCO that compatible with FPGA configuration pins. Combined ACC/WP XCCACEM32; Separate XCCACEM64.
DS087_07_022203
Figure Slave-Serial Configuration Identically Configured Xilinx FPGAs Although Table lists configuration signals only one, two, four, eight Slave-Serial chain systems, number Slave-Serial chains from eight supported iMPACT software. iMPACT software assigns data streams each Slave-Serial chain starting from CFG_DATA[0] CFG_DATA[N-1] where number Slave-Serial chains system. MHz. maximum delivery rate Mb/s. (152 Mb/s maximum read rate from Flash memory System MPM.) connectivity between System FPGAs SelectMAP similar connectivity between Xilinx PROM Slave-SelectMAP FPGA with addition CFG_WRITE separate CFG_CS (chip select) signals. configuration signals from System common target FPGAs SelectMAP bus, except that CS_B signal first FPGA must connected System CFG_CS[0] pin, CS_B signal second FPGA must connected System CFG_CS[1] pin, etc. Figure schematic diagram Slave-SelectMAP configuration connections, Table list Slave-SelectMAP connections four target FPGAs. Spartan-II Slave-Parallel mode same structure protocol Slave-SelectMAP mode. Therefore, Slave-SelectMAP figure table apply Spartan-II Slave-Parallel mode with appropriate signal name translations noted Table Uncompressed SelectMAP Data Size Approximation Select data directory (1536 bits) FPGA bitstream size) (number data sets)
Uncompressed Data Size Approximation
Serial chain) data directory (1536 bits) FPGA bitstream size) (number data sets) Serial chains) data directory (1536 bits) ((size serial chain with bits) (number data sets) Serial (3-4 chains) data directory (1536 bits) ((size serial chain with bits) (number data sets) Serial (5-8 chains) data directory (1536 bits) ((size serial chain with bits) (number data sets)
Slave-SelectMAP/Slave-Parallel
System conveniently supports high-speed, sequential configuration four Xilinx FPGAs 8-bit-wide SelectMAP configuration four Spartan-II devices 8-bit-wide Slave-Parallel bus. System generates maximum configuration clock rate
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Identical FPGAs
CFG_VCCO
3.3V 3.3V 3.3V 3.3V 3.3V
4.7k 4.7k 4.7k 4.7k 4.7k
System
CFG_CS[0]
FPGA
(CFG_CS[0])
FPGA
(CFG_CS[1])
CFG_CS[1] CS_B D[7:0] M[2:0] CCLK INIT_B DONE PROG_B RDWR_B BUSY CS_B D[7:0] M[2:0] CCLK INIT_B DONE PROG_B RDWR_B BUSY
FLASH_IO_LEVEL
CFG_VCCO CFG_DATA[7:0]
FCM_ENABLE FCMRESET Source Switch
LEDS
CFG_MODE[2:0] CFG_CCLK CFG_INIT CFG_DONE CFG_PROG CFG_WRITE CFG_BUSY CFG_CS[0-3]
SYSCLK BITSTRSEL[2:0] STATUS[3:0] SYSRESET
Push Button
SelectMAP
DEVRDY
Notes: Supply voltage CFG_VCCO that compatible with FPGA configuration pins. 2Combined ACC/WP XCCACEM32; Separate XCCACEM64. CFG_CS[0] systems with slave-SelectMAP FPGA CFG_CS[1:0] systems with slaveSelectMAP FPGAs; CFG_CS[2:0] systems with three slave-SelectMAP FPGAs; CFG_CS[3:0] ds087_08_022203 systems with four slave-SelectMAP FPGAs.
Figure Slave-SelectMAP Configuration Mode
Table Slave-SelectMAP FPGA Configuration Signals System CFG_MODE[0] CFG_MODE[1] CFG_MODE[2] CFG_CCLK CFG_PROG CFG_INIT CFG_BUSY CFG_DONE CFG_DATA[7:0] CFG_WRITE CFG_CS[0] CFG_CS[1] CFG_CS[2] CFG_CS[3] CCLK PROG_B INIT_B BUSY DONE D[7:0] RDWR_B CS_B CS_B CS_B CS_B FPGA CCLK PROG_B INIT_B BUSY DONE D[7:0] RDWR_B FPGA CCLK PROG_B INIT_B BUSY DONE D[7:0] RDWR_B FPGA CCLK PROG_B INIT_B BUSY DONE D[7:0] RDWR_B FPGA
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
FPGAs (2-3)
System Solution System software assigns bitstreams target FPGAs order, starting from CFG_CS[0] through CFG_CS[N-1] where number Slave-SelectMAP devices system. four devices.
Identical configuration multiple target FPGAs from single bitstream achieved through appropriate connections. Figure example FPGAs that simultaneously configured from single bitstream.
CFG_VCCO 3.3V 3.3V 3.3V 3.3V 3.3V
4.7k 4.7k 4.7k 4.7k 4.7k
System
FPGA
CFG_CS[0] CFG_CS[0]
FPGA
FLASH_IO_LEVEL
CFG_VCCO CFG_DATA[7:0]
CS_B D[7:0] M[2:0] CCLK INIT_B DONE PROG_B RDWR_B BUSY
CS_B D[7:0] M[2:0] CCLK INIT_B DONE PROG_B RDWR_B BUSY
CFG_MODE[2:0] CFG_CCLK CFG_INIT CFG_DONE CFG_PROG CFG_WRITE CFG_BUSY CFG_CS[0]
FCM_ENABLE FCMRESET Source Switch
LEDS
SYSCLK BITSTRSEL [2:0] STATUS[3:0] SYSRESET
Push Button
DEVRDY Identical SelectMAP FPGAs
Notes: Supply voltage CFG_VCCO that compatible with FPGA configuration pins. Combined ACC/WP XCCACEM32; Separate XCCACEM64.
DS087_09_022203
Figure Slave-SelectMAP Configuration Identically Configured FPGAs
Configuration Data
configuration data sets target FPGAs stored standard, high-density Flash memory unit System MPM. System product family offers data storage capacity Flash memory vendor's data sheets additional information about Flash memory unit System MPM.
Data Storage
System integrates standard Flash memory unit storage configuration data sets. Table Table Flash Memory Storage System XCCACEM16-BG388I XCCACEM32-BG388I XCCACEM64-BG388I Flash Device Am29LV160DT Am29LV320DT Am29LV641DH Flash Density Flash Speed Grade Flash Organization 16-bit 8-bit) 16-bit 8-bit) 16-bit
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Data Organization
Flash memory data array begins with data directory. There eight directory entries that correspond binary value BITSTRSEL[2:0] setting. Each directory entry bytes long. main elements directory entry are: configuration processing options data set, starting byte address actual data location, length data bytes. Figure details System directory structure. System software composes entire Flash memory image automatically calculates directory information from given data streams user selected options. System data directory size 1536 bits.
Flash Memory Array Data Directory
Configuration Data Compression
iMPACT software gives option compress data streams. compression performance data-dependent ranges from original size. System data stream stored compressed format within System MPM. System decompresses data streams real time delivery target FPGAs. Encrypted Virtex-II bitstreams compressible.
Configuration Data Security
Data security available Virtex-II bitstreams through standard Virtex-II encryption technology.
ENTRY 15(MSB) ENTRY 0(LSB)
BITSTRSEL[2:0] "011" ENTRY ENTRY ENTRY ENTRY ENTRY ENTRY
PROCESSING OPTIONS bits) START BYTE ADDR (lower bits) START BYTE ADDR (upper bits) Data BYTE SIZE (lower bits) Data BYTE SIZE (upper bits) Reserved 16-bit word Reserved 16-bit word 0388h 0000h
RESERVED (512 bits) 00000388h
Reserved 16-bit word Start Data
DS087_00_0124
Figure Flash Memory Organization
Configuration Sequence
System configuration sequence automatically initiated power-up initial system configuration triggered later during system operation using SYSRESET signal reconfigure system. configuration sequence follows: Sample BITSTRSEL[2:0] pins determine data download. Pulse CFG_PROGRAM clear target FPGAs prepare them configuration. Wait CFG_INIT High which indicates target FPGAs ready receive data. Find data from data directory structure Flash memory. Deliver data target FPGAs according configuration processing options specified directory. Check DONE High indicating successful configuration.
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
Configuration Control Timing
Table shows configuration control timing details. Table Configuration Control Timing Symbol TSYSRESET TSSEL THSEL Description SYSRESET pulse BITSTRSEL[2:0] setup time SYSCLK BITSTRSEL[2:0] hold time from SYSCLK Units SYSCLK cycles
Configuration Data Selection
System provides opportunity store eight separate configuration data sets target FPGAs system. System BITSTRSEL[2:0] pins determine which eight possible data sets download. data downloaded configure target FPGAs automatically system power-up, data downloaded reconfigure target FPGAs upon activation System SYSRESET pin. Table Table Configuration Data Selection BITSTRSEL[2:0] Settings BITSTRSEL[2:0] Selected Data Data Data Data Data Data Data Data Data
beginning configuration sequence (initiated power-up SYSRESET pin), System samples BITSTRSEL[2-0] pins determine data download. Then, System downloads data target FPGAs. System hardwired power-up configuration. shown example Figure System actively controlled monitored microcontroller.
Microprocessor Peripheral Interface CTRL_SYSRESET CTRL_ BITSTRSEL[0-2] CTRL_ STATUS[0-3]
System
SYSRESET BITSTRSEL[0-2] STATUS[0-3]
DS087_12_091001
Figure Example Microprocessor-Based Data Selection, Configuration Control, Configuration Status Monitor
Configuration Status
System reports status through four status pins (STATUS[3-0]). status System available times. Table provides definitions status signals.
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Table Status Encodings
Status Bits [3:0]
Status Definition System busy. Cannot process JTAG commands. Successful slave-serial slave-SelectMAP configuration (CFG_DONE High). System busy. Configuration error (CFG_DONE High). System busy. Decompressor error. System busy. Invalid controller state. System busy. Flash memory blank invalid configuration data blank flash memory. System busy. Invalid configuration option(1). System busy. Flash chip erase successful(1). System busy. System ready accept commands thought JTAG port. Successful slave-serial/slave SelectMAP configuration (CFG_DONE High. System ready accept commands through JTAG port. Configuration error (CFG_DONE High). System ready accept commands through JTAG port. Decompressor error. System ready accept commands through JTAG port. Invalid controller state. System ready accept commands through JTAG port. Flash memory blank invalid configuration data Flash memory. System ready accept commands through JTAG port. Invalid configuration option(1). System ready accept commands through JTAG port. Flash chip erase successful(1). System ready accept commands through JTAG port.
Notes: Controller status enabled System Controller Design revision
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
Figure shows System controller simplified configuration flow.
Read Data Selection BITSTREL[2:0] STATUS[3:0]="0000"
Blank Data
Blank Data STATUS[3:0] "1101"
Valid Configuration Options
Invalid Configuration Options STATUS[3:0] "1110"
Data Decompression Errror Configuration Data Download
Decompression Error STATUS[3:0] "1011"
DONE High Successful Configuration STATUS[3:0] "1001"
Configuration Error STATUS[3:0] "1010"
DS087_18_012403
Figure System Controller Configuration Flow Diagram
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Table provides corrective action status errors. Table Corrective Action Status Errors Status Error Configuration Error (CFG_DONE High) Decompression Error Corrective Action Check that target FPGA DONE pins connected CFG_DONE with external 330- pull-up resistor. Toggle SYSRESET SYSCLK cycles re-initialize System controller restart configuration. Toggle SYSRESET SYSCLK cycles re-initialize System controller restart configuration Erase reprogram Flash memory. Toggle SYSRESET SYSCLK cycles re-initialize System controller restart configuration.
Invalid Controller State
Invalid Configuration Data Blank Flash Memory
Programming Flash Memory
System provides interfaces accessing internal Flash memory unit: native Flash memory interface Boundary Scan port. native Flash memory interface provides direct access Flash memory pins reading writing. Boundary Scan port provides indirect access Flash memory pins Boundary Scan logic System controller (XCV50E), whose Boundary Scannable pins connected Flash memory pins. Table typical Flash memory programming methods. Drive FCM_ENABLE before using native Flash memory interface. Table Typical Flash Memory Programming Methods Programming Method/Tool iMPACT software Boundary Scan tools Automatic Test Equipment Third-party programmers Microprocessor Interface Boundary Scan Boundary Scan Native Flash Interface Native Flash Interface Boundary Scan Native Flash Interface Unit Location In-system Phase(s) Prototype development debug Development test production Test production Preproduction Remote Upgrade
iMPACT Software
iMPACT software provides direct programming support Xilinx Parallel Cable System Boundary Scan port. iMPACT software takes advantage Flash memory programming engine that integrated into System controller's Boundary Scan logic.
Boundary Scan Tools
iMPACT software generate serial vector format (SVF) files System operations. These files executed through Boundary Scan test tool.
Automatic Test Equipment
Automatic test equipment (ATE) vendors support in-system Flash memory programming. System MPM's native Flash interface provides virtual access every Flash memory ATE. During programming operation, must hold FCM_ENABLE signal System ensure that there will contention between System controller native Flash interface signals. Test access points required native Flash memory interface signals System FCM_ENABLE signal.
In-system
In-system
Off-board
Third-Party Programmers
Third-party programmer vendors support stand-alone programming System through native Flash memory interface. System programming times should equivalent programming times stand-alone Flash memory units.
In-system
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
Embedded Microprocessor
embedded microprocessor used remotely upgrade System data sets. embedded microprocessor program Flash memory System using native Flash memory interface directly control Flash memory four-wire Boundary Scan port. native Flash memory interface provides direct read access, well write access, Flash memory. Flash memory data sheet proper Flash memory programming protocol. FCM_ENABLE signal System must held during external access Flash memory. Otherwise, contention between microprocessor System configuration controller occur. iMPACT software generate file programming System Flash memory through System Boundary Scan interface. Xilinx application note (XAPP058) provides reference code solutions programming device through Boundary Scan from file.
Software Support
standard Xilinx design flow followed development FPGA design sets. Xilinx design software packages used develop design from which .bit configuration file(s) generated each target FPGA. Xilinx iMPACT tool file generation mode then used compile .bit file(s) into single image downloading Slave-Serial chain FPGAs single SelectMAP FPGA. System store eight data sets. iMPACT software used compile multiple data sets into single Flash memory image. Flash memory image stored .MPM file. .MPM file standard Intel (.MCS) file. assignment each data target FPGA chain SelectMAP device defined within iMPACT software. iMPACT software also program final Flash memory image into System through Xilinx Parallel Cable, generate file programming System using alternate, Boundary Scan-based programming method. Details iMPACT software described iMPACT User Guide. Figure shows System software flow.
Xilinx Design Software/Tools
Multiple Designs file(s)
ALLIANCE
FOUNDATION
iMPACT Software
File
System Flash Memory
DS087_13_012403
Figure System Software Flow
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Software Support
IEEE 1149.1 Boundary Scan
Xilinx Virtex-E XCV50E XC18V01 PROMs System support IEEE 1149.1 Boundary Scan. Although Flash memory does support Boundary Scan, signal pins Flash memory BG388 package connected boundary scannable pins XCV50E device (with exception XCCACEM64's pin). Thus, System supports Boundary Scan significant signals System XCV50E's Boundary Scan register. Although XC18V01 supports Boundary Scan register, most signals solely internal System MPM. Signals from XC18V01 device that reach external BG388 sites redundantly tied XCV50E device. Thus, Boundary Scan effectively performed solely with XCV50E Boundary Scan functions. Figure
System
XCV50E Flash
RESET A0-A21*1 DQ0-DQ15 ACC/WP RY/BY RESET A0-A21*1 DQ0-DQ15 RY/BY Boundary Scan Register
XC18V01
ACC*2
Most XC18V01 signals remain inside except status signals shared with XCV50E
XCV50E boundary scan scan most signal pins board test
XCCACEM64 only; XCCACEM32 XCCACEM64 only. ACC/WP XCCACEM32; XCCACEM64 separate pins. RY/BY XCCACEM16 XCCACE32 only. Boundary scan register only conceptually depicted. System BSDL file accurate boundary-scan register information.
ds087_14_121902
Figure System Boundary Scan Mode
Boundary Scan Test Requirements
System FCMRESET signal drives XCV50E PROGRAM pin. active-Low PROGRAM XCV50E device resets XCV50E's Boundary Scan test access port (TAP) controller. FCM_ENABLE signal must driven during Boundary Scan test. Boundary Scan test functionality undefined during System initialization phase. Therefore, boundary scan testing must wait until after initialization phase complete. special System Boundary Scan description language (BSDL) file required proper Boundary Scan test operation with Virtex-E XCV50E device. XCCACEM16_BG388.BSD, XCCACEM32_BG388.BSD, XCCACEM64_B6388.BSD files available from Xilinx BSDL website under software support pages
http://www.support.xilinx.com
BSDL files also included Xilinx iMPACT programming software.
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
Timing
Figure Boundary Scan timing requirements.
TCKMIN
TMSS TMSH
TDIS TDIH
TDOV
DS087_15_091001
Figure Boundary Scan Timing Diagram
Parameters
Table provides Boundary Scan characteristics. Table Boundary Scan Characteristics Symbol TCKMIN1(1) TCKMIN2(1) TMSS TMSH TDIS TDIH TDOV Parameter minimum clock period minimum clock period, Bypass Mode setup time hold time setup time hold time valid delay Units
Notes: SYSCLK minimum using TCK.
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
System Timing
System Timing
Figure System Timing diagram Table System Timing characteristics.
TSCH TSCL
SYSCLK
FCMH
FCM_ENABLE BITSTRSEL[2:0] DEVRDY SYSRESET STATUS[3:0] CFG_MODE[2:0] CFG_PROG CFG_INIT CFG_CCLK
FCMS
Must High during configuration
TSELS
TSELH TSTBUSY
SRST 1XXX 1XXX
STBUSY
PROGRAM TRSTPROG INITCCLK DATAEN DATA0 DATACCLK DATA1 LAST CFG_CCLK LAST DATA DATAZ
STRDY
CFG_DATA[0:7] CFG_CS[3:0] CFG_WRITE
tristated1
WREN
tristated1
TWRZ
tristated1
CSEN
Level activity depends configuration mode
TCSZ
tristated1 tristated1
tristated1
Level activity depends configuration mode
Notes: CFG_DONE goes High during configuration, after last data clocked, then STATUS[3:0]=1001 following signals tristate: CFG_DATA[0:7], CFG_WRITE, CFG_CS[3:0]. Otherwise, STATUS[3:0] indicates error value, noted signals continue drive their last signal level until next SYSRESET pulse. ds087_19_021203
Figure System Timing Diagram
Table System Timing Characteristics
Symbol
Description FCM_ENABLE controller-to-Flash disabled FCM_ENABLE High controller-to-Flash enabled FCM_ENABLE High DEVRDY High SYSRESET High setup FCM_ENABLE from STATUS[3] Low-to-High
Time
Units
TFCMDIS TFCMEN TFCMS TFCMH
SYSCLK cycles, SYSCLK cycles,
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
Table System Timing Characteristics
Symbol
Description BITSTRSEL[2-0] setup DEVRDY Low-to-High SYSRESET High-to-Low BITSTRSEL[2-0] hold from DEVRDY Low-to-High SYSRESET Low-to-High SYSRESET pulse High time SYSRESET Low-to-High DEVRDY Low-to-High) STATUS[3:0] busy state (0000) Last CFG_CLK High -to-Low STATUS[3-0] ready state (STATUS[3] High) CFG_MODE[2:0] CFG_PROG Low-to-High SYSRESET High-to-Low CFG_PROG High-to-Low CFG_PROG pulse time CFG_PROG Low-to-High CFG_INIT Low-to-High (See target FPGA data sheet) CFG_INIT low-to-High CFG_CCLK active CFG_DATA[7:0] CFG_CCLK Low-to-High CFG_CCLK period CFG_CCLK High time SYSRESET Low-to-High DEVRDY Low-to-High) CFG_DATA[7:0] enabled SYSRESET Low-to-High DEVRDY Low-to-High) CFG_WRITE enabled SYSRESET Low-to-High DEVRDY Low-to-High) CFG_CS[3:0]enabled STATUS[3] Low-to-High CDF_DATA[7:0] disabled STATUS[3] Low-to-High CFG_WRITE disabled STATUS[3] Low-to-High CFG_CS[3:0] disabled System Clock
Time
Units
TSELS TSELH TSRST TSTBUSY TSTRDY TMPH TRSTPROG TPROGRAM TINITCCLK TDATACCLK TCYC TDATAEN TWREN TCSEN TDATAZ TWRZ TCSZ TSYS
2800 2700
SYSCLK cycles, SYSCLK cycles, SYSCLK cycles, SYSCLK cycles, SYSCLK cycles, SYSCLK cycles, SYSCLK cycles, SYSCLK cycles,
SYSCLK cycles, SYSCLK cycles, SYSCLK cycles, SYSCLK cycles, SYSCLK cycles, SYSCLK cycles, SYSCLK cycles, SYSCLK cycles, SYSCLK cycles, SYSCLK cycles,
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Absolute Maximum Ratings
Absolute Maximum Ratings
Table provides absolute maximum ratings. Table Absolute Maximum Ratings Symbol
VCCint1 VCCint2 FLASH_VCCO CFG_VCCO CTRL_VCCO
Description 1.8V supply voltage relative 3.3V supply voltage relative Flash interface power supply Configuration interface power supply System interface power supply Input voltage with respect Voltage applied 3-state output. Longest 1.8V supply voltage rise time 1.71 Storage temperature (ambient)
-0.5 -0.5 -0.5 -0.5 -0.5 -0.5 -0.5
Units
VCCint1_r TSTG
Notes: Stresses beyond those listed under Absolute Maximum Ratings cause permanent damage device. These stress ratings only; functional operation device these other conditions beyond those listed under Recommended Operating Conditions implied. Exposure Absolute Maximum Rating conditions extended periods time affect device reliability.
Recommended Operating Conditions
Table provides recommended operating conditions. Table Recommended Operating Conditions Symbol VCCint1 VCCint2 Description 1.8V supply voltage relative 3.3.V supply voltage relative Unit
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
Quality Reliability Characteristics
Characteristics Over Operating Conditions
Table provides characteristics over operating conditions. Table Characteristics Over Operating Conditions Symbol VDRINT1 ICCINT1Q ICCINT2Q COUT Description Data retention VCCint1 voltage Quiescent VCCINT1 supply current Quiescent VCCINT2 supply current Input leakage current Input capacitance Output capacitance Unit
Input Output Levels Over Operating Conditions
Three primary interfaces (the Boundary Scan interface, system control interface, target FPGA interface) System have level compatibility control pins. Figure Figure FLASH_VCCO controls internal Flash memory interface Boundary Scan interface. FLASH_VCCO must connected 3.3V power supply. Boundary Scan ports (TCK, TMS, TDI, TDO) internal Flash memory interface pins follow 3.3V input output level specification. CTRL_VCCO controls system control interface, CFG_VCCO controls target FPGA interface. input output level specifications system control target FPGA interface pins depend voltage connection CTRL_VCCO CFG_VCCO pins. Table input output level specifications each VCCO voltage level.
Table Input Output Levels Over Operating Conditions VCCO Voltage Level 3.3V 2.5V 1.8V
VIL, -0.5V -0.5V -0.5V
VIL, 0.8V 0.7V VCCO
VIH, 2.0V 1.7V VCCO
VIH, 3.6V 2.7V 1.95V
VOL, 0.4V 0.4V 0.4V
VOH, 2.4V 1.9V VCCO 0.4V
IOL,
IOH,
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Quality Reliability Characteristics
Characteristics Over Operating Conditions
Table provides characteristics over operating conditions. Table Characteristics Over Operating Conditions Timing Parameter FSYS TSCL TSCH TSYSRESET TCYC Description Maximum SYSCLK frequency SYSCLK time SYSCLK High time Minimum SYSRESET pulse time CFG_CCLK frequency CFG_CCLK time CFG_CCLK High time 3.75 3.75 66.5 133(1) Unit SYSCLK cycles
Notes: SYSCLK minimum using TCK.
Quality Reliability Characteristics
Table provides quality reliability characteristics. Table Quality Reliability Characteristics Symbol VESD Description Data retention Program/erase cycles Electrostatic discharge (HBM) (Note million (Note 1500 Unit Years Cycles Volts
Notes: Flash memory data sheet.
System Power-On Power Supply Requirements
System requires supply voltages: 1.8V 3.3V. 1.8V supplies power embedded XCV50E configuration controller core. 3.3V supplies power remaining XCV50E power pins other devices. 3.3V supply must applied after simultaneous 1.8V supply. embedded XCV50E XC18V01 require monotonic power supply ramps. XCV50E requires 1.8V supply ramp nominal voltage less than milliseconds. Figure Before programming operations performed, programmer must wait XCV50E's initialization phase complete. programmer wait either maximum initialization time System DEVRDY signal High which indicates initialization phase. After initialization phase complete, device ready operation. Table power-on power supply requirements.
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
System Solution
1.8V VCCint1=1.8V 0.0V 3.3V VCCint2=3.3V 0.0V DEVRDY V1V2
FCMRESET
DS087_16_060701
Figure Power-On Power Supply Requirements Table Power-On Power Supply Requirements Parameter TV1V2 TRDY TRST I1.8V Description 1.8V power supply ramp 0-1.8 1.8V 3.3V power sequence delay Initialization time after 3.3V FCMRESET System controller reset 1.8V supply current Minimum Maximum
DS087 (v2.2) June 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
Ordering Information
Ordering Information
XCCACEM16 BG388 Device Number Package Type XCCACEM16 XCCACEM32 XCCACEM64 Industrial -40° +85° BG388 388-site Ball Grid Array
DS087_17_091001
Operating Range/Processing
Valid Ordering Combinations
Valid Ordering Combinations XCCACEM16BG388I XCCACEM32BG388I XCCACEM64BG388I Description System System System
Revision History
following table shows revision history this document. Date 09/25/01 01/18/02 06/07/02 02/27/03 03/10/03 06/13/03 Version Initial Xilinx release. Minor edits done. Added "Virtex Series FPGAs" "Virtex-II Series Platform FPGAs" Summary. Major revision. Removed "Xilinx Confidential DRAFT" note Parameters Characteristics Over Operating Conditions tables. Revision
www.xilinx.com 1-800-255-7778
DS087 (v2.2) June 2003 Preliminary Product Specification
Other recent searches
MS865C15 - MS865C15 MS865C15 Datasheet
KRC661U - KRC661U KRC661U Datasheet
FD-02 - FD-02 FD-02 Datasheet
FD-01 - FD-01 FD-01 Datasheet
BFC2x6 - BFC2x6 BFC2x6 Datasheet
BFC1x5 - BFC1x5 BFC1x5 Datasheet
BFC1x5 - BFC1x5 BFC1x5 Datasheet
BFC2x6 - BFC2x6 BFC2x6 Datasheet
BFC3x8 - BFC3x8 BFC3x8 Datasheet
B320A - B320A B320A Datasheet
B360A - B360A B360A Datasheet
1737100000 - 1737100000 1737100000 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
