74LVQ374 Voltage Octal Flip-Flop with TRI-STATE Outputs LVQ374 hi

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

74LVQ374 Voltage Octal Flip-Flop with TRI-STATE Outputs LVQ374 hi

Datasheet Thumbnail

Top Searches for this datasheet

74LVQ374 Voltage Octal Flip-Flop with TRI-STATE Outputs
74LVQ374 Voltage Octal Flip-Flop with TRI-STATE Outputs
LVQ374 high-speed low-power octal D-type flipflop featuring separate D-type inputs each flip-flop TRI-STATE outputs bus-oriented applications buffered Clock (CP) Output Enable (OE) common flip-flops
Features
Ideal power noise applications Implements patented Quiet Series reduction circuitry Available SOIC JEDEC SOIC EIAJ QSOP packages Guaranteed simultaneous switching noise level dynamic threshold performance Improved latch-up immunity Guaranteed incident wave switching into minimum immunity Buffered positive edge-triggered clock TRI-STATE outputs drive lines buffer memory address registers MIL-STD-883 54ACQ Products available Military Aerospace Applications
Logic Symbols
Connection Diagram
Assignment SOIC QSOP
IEEE
11360-1
11360 11360
Names
Description Data Inputs Clock Pulse Input TRI-STATE Output Enable Input TRI-STATE Outputs SOIC JEDEC SOIC EIAJ SOIC JEDEC
Order Number Package Number
74LVQ374SC 74LVQ374SJ 74LVQ374QSC 74LVQ374SCX 74LVQ374SJX 74LVQ374QSCX M20B M20D MQA20
TRI-STATE registered trademark National Semiconductor Corporation C1996 National Semiconductor Corporation 11360 RRD-B30M17 Printed
http
national
Functional Description
LVQ374 consists eight edge-triggered flip-flops with individual D-type inputs TRI-STATE true outputs buffered clock buffered Output Enable common flip-flops eight flip-flops will store state their individual inputs that meet setup hold time requirements LOW-to-HIGH Clock (CP) transition With Output Enable (OE) contents eight flipflops available outputs When HIGH outputs high impedance state Operation input does affect state flip-flops
Truth Table
Inputs Outputs
HIGH Voltage Level Voltage Level Immaterial High Impedance LOW-to-HIGH Transition
Logic Diagram
11360
Please note that this diagram provided only understanding logic operations should used estimate propagation delays
http
national
Absolute Maximum Ratings (Note)
Military Aerospace specified devices required please contact National Semiconductor Sales Office Distributors availability specifications Supply Voltage (VCC) Input Diode Current (IIK) Input Voltage (VI) Output Diode Current (IOK) Output Voltage (VO) Output Source Sink Current (IO) Ground Current (ICC IGND) Storage Temperature (TSTG) Latch-Up Source Sink Current
Recommended Operating Conditions
Supply Voltage (VCC) Input Voltage (VI) Output Voltage (VO) Operating Temperature (TA) 74LVQ Minimum Input Edge Rate from
Note ``Absolute Maximum Ratings'' those values beyond which safety device cannot guaranteed device should operated these limits parametric values defined ``Electrical Characteristics'' table guaranteed absolute maximum ratings ``Recommended Operating Conditions'' table will define conditions actual device operation
Electrical Characteristics
74LVQ374 Symbol Parameter Minimum High Level Input Voltage Maximum Level Input Voltage Minimum High Level Output Voltage Maximum Level Output Voltage Maximum Input Leakage Current
74LVQ374 Guaranteed Limits
Units
Conditions
VOUT VOUT IOUT IOUT
outputs loaded thresholds input associated with output under test
http
national
Electrical Characteristics
Symbol Parameter
(Continued) 74LVQ374 74LVQ374 Guaranteed Limits
Units
Conditions
IOLD IOHD
Minimum Dynamic Output Current
VOLD (Note VOHD (Note VI(OE) (Notes (Notes (Notes (Notes
Maximum Quiescent Supply Current Maximum TRI-STATE Leakage Current Quiet Output Maximum Dynamic Quiet Output Minimum Dynamic Maximum High Level Dynamic Input Voltage Maximum Level Dynamic Input Voltage
VOLP VOLV VIHD VILD
Maximum test duration output loaded time Note Incident wave switching transmission lines with impedances commercial temperature range guaranteed 74LVQ Note Worst case package Note number outputs defined Data inputs driven output Note number Data Inputs switching inputs switching Input-under-test switching threshold (VILD) threshold (VIHD)
Electrical Characteristics
74LVQ374 Symbol Parameter fmax tPLH tPHL tPZL tPZH tPHZ tPLZ tOSHL tOSLH Maximum Clock Frequency Propagation Delay Output Enable Time Output Disable Time Output Output Skew 74LVQ374 Units
Skew defined absolute value difference between actual propagation delay separate outputs same device specification applies outputs switching same direction either HIGH (tOSHL) HIGH (tOSLH) Parameter guaranteed design
http
national
Operating Requirements
74LVQ374 Symbol Parameter Setup Time HIGH Hold Time HIGH Pulse Width HIGH 74LVQ374 Guaranteed Minimum Units
Capacitance
Symbol (Note Parameter Input Capacitance Power Dissipation Capacitance Units Conditions Open
Note measured
74LVQ374 Ordering Information
device number used form part simplified purchasing code where package type temperature range defined follows 74LVQ Temperature Range Family 74LVQ Commercial Device Type Package Code Wide) Molded Small Outline Package JEDEC Wide) Molded Small Outline Package EIAJ Shrink Small Outline Package JEDEC (also known QSOP) Special Variations ``X'' Tape Reel Rail Tube Temperature Range Commercial (b40
http
national
http
national
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
20-Lead Wide) Molded Small Outline Integrated Circuit JEDEC Order Number 74LVQ374SC 74LVQ374SCX Package Number M20B
20-Lead Wide) Molded Small Outline Package EIAJ Order Number 74LVQ374SJ 74LVQ374SJX Package Number M20D
http national
74LVQ374 Voltage Octal Flip-Flop with TRI-STATE Outputs
Physical Dimensions inches (Continued)
20-Lead Wide) Molded Shrink Small Outline Package JEDEC (also known QSOP) Order Number 74LVQ374QSC 74LVQ374QSCX Package Number MQA20
LIFE SUPPORT POLICY NATIONAL'S PRODUCTS AUTHORIZED CRITICAL COMPONENTS LIFE SUPPORT DEVICES SYSTEMS WITHOUT EXPRESS WRITTEN APPROVAL PRESIDENT NATIONAL SEMICONDUCTOR CORPORATION used herein Life support devices systems devices systems which intended surgical implant into body support sustain life whose failure perform when properly used accordance with instructions provided labeling reasonably expected result significant injury user
National Semiconductor Corporation Americas 1(800) 272-9959 1(800) 737-7018 Email support
critical component component life support device system whose failure perform reasonably expected cause failure life support device system affect safety effectiveness
http
national
National Semiconductor Europe 180-530 Email europe support Deutsch 180-530 English 180-532 Fran 180-532 Italiano 180-534
National Semiconductor Southeast Asia (852) 2376 3901 Email support
National Semiconductor Japan 81-3-5620-7561 81-3-5620-6179
National does assume responsibility circuitry described circuit patent licenses implied National reserves right time without notice change said circuitry specifications

74LVQ374 Voltage Octal Flip-Flop with TRI-STATE Outputs LVQ374 hi

Top Searches for this datasheet

Other recent searches