IDT54/74FCT833A IDT54/74FCT833B Integrated Device Technology, Inc

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

IDT54/74FCT833A IDT54/74FCT833B Integrated Device Technology, Inc

Datasheet Thumbnail

Top Searches for this datasheet

FAST CMOS PARITY TRANSCEIVER
IDT54/74FCT833A IDT54/74FCT833B
Integrated Device Technology, Inc.
FEATURES:
Equivalent AMD's Am29833 bipolar parity transceiver pinout/function, speed output drive over full temperature voltage supply extremes High-speed bidirectional transceiver processororganized devices IDT54/74FCT833A equivalent Am29833A speed output drive IDT54/74FCT833B faster than Am29833A Buffered direction three-state controls Error flag with open-drain output 48mA (commercial) 32mA (military) input output level compatible CMOS output level compatible Substantially lower input current levels than AMD's bipolar Am29800 series (5µA max.) Available plastic DIP, CERDIP, SOIC Product available Radiation Tolerant Radiation Enhanced versions Military product compliant MIL-STD-883, Class
IDT54/74FCT833s high-performance transceivers designed two-way communications. They each contain 8-bit data path from (port) (port), 8-bit data path from (port) (port), 9-bit parity checker/generator. error flag clocked stored register read output. clear (CLR) input used clear error flag register. output enables used force port outputs high-impedance state that device drive lines directly. addition, used force parity error enabling both lines simultaneously. This transmission inverted parity gives designer more system diagnostic capability. devices specified 48mA 32mA output sink current over commercial military temperature ranges, respectively.
FUNCTIONAL BLOCK DIAGRAM
PARITY
9-BIT PARITY TREE
2557
logo registered trademark Integrated Device Technology, Inc.
MILITARY COMMERCIAL TEMPERATURE RANGES
©1992 Integrated Device Technology, Inc.
1992
DSC-4621/2
7.21
IDT54/74FCT833A/B FAST CMOS PARITY TRANSCEIVER
MILITARY COMMERCIAL TEMPERATURE RANGES
CONFIGURATIONS
P24-1, D24-1, S024-2 E24-1
PARITY
PARITY
INDEX
L28-1
2557
DIP/SOIC/CERPACK VIEW
VIEW
DESCRIPTION
Name Description RECEIVE enable input. 8-bit RECEIVE data input/output. Output from fault registers. Register detection parity fault rising clock edge (CLK). registered output remains until cleared. Open drain output, requires pull resistor. Clears fault register output. 8-bit TRANSMIT data input/output. 1-bit PARITY output. TRANSMIT enable input. External clock pulse input fault register flag.
2557
ERROR FLAG OUTPUT FUNCTION TABLE(1,2)
Inputs
Internal Output Device Pre-State Point
ERRn-1
Output
Function Sample (1's Capture) Clear
2557
PARITY
NOTES: HIGH LOW. HIGH LOW-to-HIGH transition clock Don't Care Irrelevant
7.21
IDT54/74FCT833A/B FAST CMOS PARITY TRANSCEIVER
MILITARY COMMERCIAL TEMPERATURE RANGES
FUNCTION TABLE(2)
Inputs Outputs Incl Parity H's) (Odd) (Even) (Odd) (Even) (Odd) (Even) (Odd) (Even) (Odd) (Even) H's) (Odd) (Even) (Odd) (Even) Parity
ERR(1)
Function Transmit data from Port Port with parity; receiving path disabled. Receive data from Port Port with parity test resulting flag: transmitting path disabled. Clear state error flag register. Both transmitting receiving paths disabled. Parity logic defaults transmit mode. Forced-error checking.
NOTES: Output state assumes HIGH output pre-state. HIGH LOW-to-HIGH transition clock change stored Error State
2557
High Impedance Applicable Don't Care Irrelevant
Even
number logic one's Even number logic one's
7.21
IDT54/74FCT833A/B FAST CMOS PARITY TRANSCEIVER
MILITARY COMMERCIAL TEMPERATURE RANGES
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VTERM(2) Rating Terminal Voltage with Respect Terminal Voltage with Respect Operating Temperature Temperature Under Bias Storage Temperature Power Dissipation Output Current Commercial -0.5 +7.0 Military -0.5 +7.0 Unit
CAPACITANCE +25°C, 1.0MHz)
Symbol Parameter(1) CI/O Input Capacitance Capacitance Conditions VOUT Typ. Max. Unit
VTERM(3)
-0.5
-0.5
TBIAS TSTG IOUT
+125 +125
+125 +135 +150
NOTE: 2557 This parameter guaranteed characterization tested.
NOTES: 2557 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS cause permanent damage device. This stress rating only functional operation device these other conditions above those indicated operational sections this specification implied. Exposure absolute maximum rating conditions extended periods affect reliability. terminal voltage exceed +0.5V unless otherwise noted. Inputs terminals. Outputs terminals.
ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: 0.2V; 0.2V Commercial: +70°C, 5.0V Military: -55°C +125°C, 5.0V
Symbol Parameter Input HIGH Level Input Level Input HIGH Current (Except Pins) Input Current (Except Pins) Input HIGH Current (I/O Pins Only) Input Current (I/O Pins Only) Clamp Diode Voltage Short Circuit Current Output HIGH Voltage (Except ERR) Test Conditions(1) Guaranteed Logic HIGH Level Guaranteed Logic Level Max. =VCC 2.7V 0.5V Max. 2.7V 0.5V Min., -18mA Max.(3), VHC, -32µA Min. -300µA -15mA MIL. -24mA COM'L. VHC, 300µA Min. Except 300µA MIL. 48mA COM'L. 48mA Min. Typ.(2) -0.7 -120 Max. 5(4) -5(4) 15(4) -15(4) -1.2 VLC(4) Unit
Output Voltage
NOTES: conditions shown Max. Min., appropriate value specified under Electrical Characteristics applicable device type. Typical values 5.0V, +25°C ambient maximum loading. more than output should shorted time. Duration short circuit test should exceed second. This parameter guaranteed tested.
2557
7.21
IDT54/74FCT833A/B FAST CMOS PARITY TRANSCEIVER
MILITARY COMMERCIAL TEMPERATURE RANGES
POWER SUPPLY CHARACTERISTICS 0.2V; 0.2V
Symbol ICCD Parameter Quiescent Power Supply Current Quiescent Power Supply Current Inputs HIGH Dynamic Power Supply Current(4) Outputs Open Test Conditions(1) Max.; Max. 3.4V(3) Max. Input Toggling Duty Cycle Max. Outputs Open 10MHz (FCT) Duty Cycle 3.4V 2.5MHz Toggling Max. Outputs Open 10MHz (FCT) Duty Cycle 3.4V 2.5MHz Eight Bits Toggling Min. Typ.(2) 0.15 Max. 0.25 Unit
Total Power Supply Current(6)
7.8(5)
16.8(5)
NOTES: conditions shown Max. Min., appropriate value specified under Electrical Characteristics applicable device type. Typical values 5.0V, +25°C ambient. driven input (VIN 3.4V); other inputs GND. This parameter directly testable, derived Total Power Supply calculations. Values these conditions examples formula. These limits guaranteed tested. IQUIESCENT IINPUTS IDYNAMIC DHNT ICCD (fCP/2 fiNi) Quiescent Current Power Supply Current High Input (VIN 3.4V) Duty Cycle Inputs High Number Inputs ICCD Dynamic Current Caused Output Transition Pair (HLH LHL) Clock Frequency Register Devices (Zero Non-Register Devices) Input Frequency Number Inputs currents milliamps frequencies megahertz.
2557
7.21
IDT54/74FCT833A/B FAST CMOS PARITY TRANSCEIVER
MILITARY COMMERCIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
IDT54/74FCT833A Com'l. Symbol tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tREM tPHL tPLH tPLH tPHL Parameter Propagation Delay Propagation Delay PARITY Output Enable Time Conditions(1) 50pF 300pF(3) 50pF 300pF 50pF 300pF
IDT54/74FCT833B Com'l. Max. 14.0 21.5 20.0 27.5 16.0 23.5 14.7 16.0 16.0 20.0 20.0 27.5 Min.(2) 10.5 Max. 14.5 10.5 18.0 16.0 15.0 10.5 18.0 Mil. Min.(2) 11.0 14.0 Max. 10.0 17.5 14.0 21.5 11.0 18.5 11.0 11.0 18.0 14.0 21.5
2557
Mil. Min.(2) 16.0 20.0
Min.(2) 12.0 15.0
Max. 10.0 17.5 15.0 22.5 12.0 19.5 10.7 12.0 12.0 16.0 15.0 22.5
Unit
OER, OER,
PARITY Set-up Time PARITY Hold Time Clear Recovery Time Clock Pulse Width HIGH Clear Pulse Width Propagation Delay Propagation Delay Propagation Delay
Output Disable Time 5pF(3) 50pF 50pF
50pF 300pF
PARITY
NOTES: test circuit waveforms. Minimum limits guaranteed tested Propagation Delays. These parameters guaranteed tested.
7.21
IDT54/74FCT833A/B FAST CMOS PARITY TRANSCEIVER
MILITARY COMMERCIAL TEMPERATURE RANGES
TEST CIRCUITS WAVEFORMS TEST CIRCUITS OUTPUTS
Pulse Generator D.U.T. 50pF 7.0V
SWITCH POSITION
Test Open Drain Disable Enable Other Tests Switch Closed Open
DEFINITIONS: 2557 Load capacitance: includes probe capacitance. Termination resistance: should equal ZOUT Pulse Generator.
SET-UP, HOLD RELEASE TIMES
DATA INPUT TIMING INPUT ASYNCHRONOUS CONTROL PRESET CLEAR ETC. SYNCHRONOUS CONTROL PRESET CLEAR CLOCK ENABLE ETC. 1.5V 1.5V 1.5V 1.5V
PULSE WIDTH
LOW-HIGH-LOW PULSE HIGH-LOW-HIGH PULSE
1.5V
1.5V
PROPAGATION DELAY
1.5V OUTPUT OPPOSITE PHASE INPUT TRANSITION 1.5V 1.5V
ENABLE DISABLE TIMES
ENABLE CONTROL INPUT OUTPUT NORMALLY SWITCH CLOSED OUTPUT SWITCH NORMALLY OPEN HIGH 3.5V 1.5V 0.3V 0.3V 1.5V DISABLE 1.5V 3.5V
SAME PHASE INPUT TRANSITION
NOTES 2557 Diagram shown input Control Enable-LOW input Control Disable-HIGH. Pulse Generator Pulses: Rate MHz; 2.5ns; 2.5ns.
7.21
IDT54/74FCT833A/B FAST CMOS PARITY TRANSCEIVER
MILITARY COMMERCIAL TEMPERATURE RANGES
ORDERING INFORMATION
Temperature Range Device Type Package Process/ Temperature Range Blank 833A 833B Commercial (0°C +70°C) Military (-55°C +125°) Compliant MIL-STD-883, Class Plastic CERDIP Leadless Chip Carrier Small Outline CERPACK Non-inverting Parity Transceiver Fast Non-inverting Parity Transceiver -55°C +125°C +70°C
2557
7.21

IDT54/74FCT833A IDT54/74FCT833B Integrated Device Technology, Inc

Top Searches for this datasheet

Other recent searches