August 1998 Revised June 2005 74LCXR162245 Voltage 16-Bit Bidirec

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

August 1998 Revised June 2005 74LCXR162245 Voltage 16-Bit Bidirec

Datasheet Thumbnail

Top Searches for this datasheet

74LCXR162245 Voltage 16-Bit Bidirectional Transceiver with Tolerant Inputs/Outputs Series Resistors Outputs
August 1998 Revised June 2005
74LCXR162245 Voltage 16-Bit Bidirectional Transceiver with Tolerant Inputs/Outputs Series Resistors Outputs
LCXR162245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs intended oriented applications. device designed voltage (2.5V 3.3V) applications with capability interfacing signal environment. device byte controlled. Each byte separate control inputs which could shorted together full 16-bit operation. inputs determine direction data flow through device. inputs disable both ports placing them high impedance state. addition, outputs include equivalent (nominal) series resistors reduce overshoot undershoot designed sink/source 3.0V. LCXR162245 fabricated with advanced CMOS technology achieve high speed operation while maintaining CMOS power dissipation.
Features
tolerant inputs outputs 2.3V-3.6V specifications provided side outputs have equivalent series resistors (VCC
3.3V),
Power down high impedance inputs outputs Supports live insertion/withdrawal (Note Flow through pinout Implements patented noise/EMI reduction circuitry Latch-up performance exceeds performance:
Human body model 2000V Machine model 200V
Note ensure high-impedance state during power down should tied through pull-up resistor: minimum value resistor determined current-sourcing capability driver.
Ordering Code:
Order Number 74LCXR162245MEA 74LCXR162245MEX 74LCXR162245MTD 74LCXR162245MTX Package Number MS48A MS48A MTD48 MTD48 Package Description 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [RAIL] 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE REEL] 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [RAIL] 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE REEL]
Devices also available Tape Reel. Specify appending suffix letter ordering code.
Logic Symbol
Descriptions
Names T/Rn A0-A15 B0-B15 Description Output Enable Input Transmit/Receive Input Side Inputs 3-STATE Outputs Side Inputs 3-STATE Outputs
2005 Fairchild Semiconductor Corporation
DS500052
www.fairchildsemi.com
Print form created June 2005 12:56
74LCXR162245
Connection Diagram
Truth Tables
Inputs T/R1 B0-B7 Data A0-A7 A0-A7 Data B0-B7 HIGH State A0-A7, B0-B7 (Note Outputs Outputs
Inputs T/R2
B8-B15 Data A8-A15 A8-A15 Data B8-B15 HIGH State A8-A15, B8-B15 (Note
Note port inputs still active
Logic Diagram
www.fairchildsemi.com
74LCXR162245
Absolute Maximum Ratings(Note
Symbol IGND TSTG Parameter Supply Voltage Input Voltage Output Voltage Input Diode Current Output Diode Current Output Source/Sink Current Supply Current Supply Ground Current Ground Storage Temperature Value Conditions Units Output 3-STATE Output HIGH State (Note
r100 r100
Recommended Operating Conditions (Note
Symbol IOH/IOL Supply Voltage Input Voltage Output Voltage Output Current HIGH State 3-STATE Free-Air Operating Temperature Input Edge Rate, 0.8V-2.0V, 3.0V 3.0V 3.6V 2.7V 3.0V 2.3V 2.7V Parameter Operating Data Retention Units
ns/V
't/'V
Note Absolute Maximum Ratings those values beyond which safety device cannot guaranteed. device should operated these limits. parametric values defined Electrical Characteristics tables guaranteed Absolute Maximum Ratings. "Recommended Operating Conditions" table will define conditions actual device operation. Note Absolute Maximum Rating must observed. Note Unused pins (Inputs I/O's) must held HIGH LOW. They Float.
Electrical Characteristics
Symbol Parameter HIGH Level Input Voltage Level Input Voltage HIGH Level Output Voltage Level Output Voltage Input Leakage Current 3-STATE Leakage Conditions 0.55
40qC 85qC
Units
5.5V 5.5V
r5.0 r5.0
www.fairchildsemi.com
74LCXR162245
Electrical Characteristics
Symbol IOFF Parameter Power-Off Leakage Current Quiescent Supply Current Increase Input
(Continued)
Conditions 5.5V
40qC 85qC
Units
0.6V
3.6V 5.5V (Note
'ICC
Note Outputs disabled 3-STATE only.
Electrical Characteristics
Symbol Parameter tPHL tPLH tPZL tPZH tPLZ tPHZ tOSHL tOSLH Output Output Skew (Note Output Disable Time Propagation Delay Output Enable Time 3.3V 0.3V
40qC 85qC,
2.7V
500: 2.5V Units
Note Skew defined absolute value difference between actual propagation delay separate outputs same device. specification applies outputs switching same direction, either HIGH-to-LOW (tOSHL) LOW-to-HIGH (tOSLH). Parameter guaranteed design.
Dynamic Switching Characteristics
Symbol VOLP VOLV Parameter Quiet Output Dynamic Peak Quiet Output Dynamic Valley Conditions 3.3V, 2.5V, 3.3V, 2.5V, 25qC Units Typical 0.35 0.25
0.35 0.25
Capacitance
Symbol CI/O Input Capacitance Input/Output Capacitance Power Dissipation Capacitance Parameter Open, 3.3V, 3.3V, Conditions VCC, Typical Units
www.fairchildsemi.com
74LCXR162245
LOADING WAVEFORMS Generic Family
FIGURE Test Circuit includes probe capacitance) Test tPLH, tPHL tPZL, tPLZ tPZH,tPHZ Switch Open 0.3V 0.2V
Waveform Inverting Non-Inverting Functions
3-STATE Output High Enable Disable Times Logic
Propagation Delay. Pulse Width trec Waveforms
Setup Time, Hold Time Recovery Time Logic
3-STATE Output Enable Disable Times Logic FIGURE Waveforms (Input Characteristics; =1MHz, 3ns) Symbol 3.3V 0.3V 1.5V 1.5V 0.3V 0.3V 2.7V 1.5V 1.5V 0.3V 0.3V
trise tfall
2.5V 0.2V VCC/2 VCC/2 0.15V 0.15V
www.fairchildsemi.com
74LCXR162245
Schematic Diagram Generic Family
www.fairchildsemi.com
74LCXR162245
Physical Dimensions inches (millimeters) unless otherwise noted
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS48A
www.fairchildsemi.com
74LCXR162245 Voltage 16-Bit Bidirectional Transceiver with Tolerant Inputs/Outputs Series Resistors Outputs
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48
Fairchild does assume responsibility circuitry described, circuit patent licenses implied Fairchild reserves right time without notice change said circuitry specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS AUTHORIZED CRITICAL COMPONENTS LIFE SUPPORT DEVICES SYSTEMS WITHOUT EXPRESS WRITTEN APPROVAL PRESIDENT FAIRCHILD SEMICONDUCTOR CORPORATION. used herein: Life support devices systems devices systems which, intended surgical implant into body, support sustain life, whose failure perform when properly used accordance with instructions provided labeling, reasonably expected result significant injury user. www.fairchildsemi.com critical component component life support device system whose failure perform reasonably expected cause failure life support device system, affect safety effectiveness. www.fairchildsemi.com

August 1998 Revised June 2005 74LCXR162245 Voltage 16-Bit Bidirec

Top Searches for this datasheet

Other recent searches