High-Speed CMOS Logic 8-Bit Addressable Latch Description 'H

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

High-Speed CMOS Logic 8-Bit Addressable Latch Description 'H

Datasheet Thumbnail

Top Searches for this datasheet

CD54HC259, CD74HC259, CD54HCT259, CD74HCT259
High-Speed CMOS Logic 8-Bit Addressable Latch
Description
'HC259 'HCT259 Addressable Latch features low-power consumption associated with CMOS circuitry speeds comparable low-power Schottky. This latches three active modes reset mode. When both Latch Enable (LE) Master Reset (MR) inputs (8-line Demultiplexer mode) output addressed latch follows Data input other outputs forced low. When both high (Memory Mode), outputs isolated from Data input, i.e., latches hold last data presented before transition from high. condition high (Addressable Latch mode) allows addressed latch's output follow data input; other latches unaffected. Reset mode (all outputs low) results when high low.
Features
Buffered Inputs Outputs
/Title (CD74 HC259 CD74 HCT25 /Subject (High Speed CMOS Logic 8-Bit Addres sable Latch)
Four Operating Modes Typical Propagation Delay 15ns 15pF, 25oC Fanout (Over Temperature Range) Standard Outputs LSTTL Loads Driver Outputs LSTTL Loads Wide Operating Temperature Range -55oC 125oC Balanced Propagation Delay Transition Times Significant Power Reduction Compared LSTTL Logic Types Operation High Noise Immunity: 30%, Types 4.5V 5.5V Operation Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), (Min) CMOS Input Compatibility, VOL,
Ordering Information
PART NUMBER CD54HC259F3A CD54HCT259F3A CD74HC259E CD74HC259M CD74HC259MT CD74HC259M96 CD74HCT259E CD74HCT259M CD74HCT259MT CD74HCT259M96 TEMP. RANGE (oC) PACKAGE CERDIP CERDIP PDIP SOIC SOIC SOIC PDIP SOIC SOIC SOIC
NOTE: When ordering, entire part number. suffix denotes tape reel. suffix denotes small-quantity reel 250.
CAUTION: These devices sensitive electrostatic discharge. Users should follow proper Handling Procedures. Copyright
2003, Texas Instruments Incorporated
CD54HC259, CD74HC259, CD54HCT259, CD74HCT259 Pinout
CD54HC259, CD54HCT259 (CERDIP) CD74HC259, CD74HCT259 (PDIP, SOIC) VIEW
Functional Diagram
1-OF-8 DECODER LATCHES
TRUTH TABLE INPUTS OUTPUT ADDRESS LATCH
LATCH SELECTION TABLE SELECT INPUTS LATCH ADDRESSED
EACH OTHER OUTPUT
FUNCTION Addressable Latch Memory 8-Line Demultiplexer Reset
High Voltage Level Voltage Level level data input level 1.7, appropriate) before indicated steady-state input conditions were established.
CD54HC259, CD74HC259, CD54HCT259, CD74HCT259
Absolute Maximum Ratings
Supply Voltage, -0.5V Input Diode Current, -0.5V 0.5V .±20mA Output Diode Current, -0.5V 0.5V .±20mA Drain Current, Output, -0.5V 0.5V. .±25mA Output Source Sink Current Output Pin, -0.5V 0.5V .±25mA Ground Current, IGND .±50mA
Thermal Information
Thermal Resistance (Typical, Note (oC/W) (PDIP) Package (SOIC) Package. Maximum Junction Temperature 150oC Maximum Storage Temperature Range .-65oC 150oC Maximum Lead Temperature (Soldering 10s) 300oC (SOIC Lead Tips Only)
Operating Conditions
Temperature Range, -55oC 125oC Supply Voltage Range, Types Types .4.5V 5.5V Input Output Voltage, Input Rise Fall Time 1000ns (Max) 4.5V. 500ns (Max) 400ns (Max)
CAUTION: Stresses above those listed "Absolute Maximum Ratings" cause permanent damage device. This stress only rating operation device these other conditions above those indicated operational sections this specification implied.
NOTE: package thermal impedance calculated accordance with JESD 51-7.
Electrical Specifications
TEST CONDITIONS PARAMETER TYPES High Level Input Voltage Level Input Voltage High Level Output Voltage CMOS Loads High Level Output Voltage Loads Level Output Voltage CMOS Loads Level Output Voltage Loads Input Leakage Current -0.02 -0.02 -0.02 -5.2 0.02 0.02 0.02 3.15 3.98 5.48 1.35 0.26 0.26 ±0.1 3.15 3.84 5.34 1.35 0.33 0.33 3.15 1.35 SYMBOL (mA) 25oC -40oC 85oC -55oC 125oC UNITS
CD54HC259, CD74HC259, CD54HCT259, CD74HCT259
Electrical Specifications
(Continued) TEST CONDITIONS PARAMETER Quiescent Device Current TYPES High Level Input Voltage Level Input Voltage High Level Output Voltage CMOS Loads High Level Output Voltage Loads Level Output Voltage CMOS Loads Level Output Voltage Loads Input Leakage Current Quiescent Device Current Additional Quiescent Device Current Input Pin: Unit Load NOTE: dual-supply systems theoretical worst case 2.4V, 5.5V) specification 1.8mA. (Note -2.1 -0.02 SYMBOL (mA) 25oC -40oC 85oC -55oC 125oC UNITS
3.98
3.84
0.02
0.26
0.33
±0.1
Input Loading Table
INPUT UNIT LOADS 0.75
NOTE: Unit Load limit specified Electrical Table, e.g., 360µA 25oC.
Prerequisite Switching Specifications
25oC PARAMETER TYPES Pulse Width SYMBOL -40oC 85oC -55oC 125oC UNITS
CD54HC259, CD74HC259, CD54HCT259, CD74HCT259
Prerequisite Switching Specifications
(Continued) 25oC PARAMETER SYMBOL Setup Time Hold Time TYPES Pulse Width Setup Time Hold Time -40oC 85oC -55oC 125oC UNITS
Switching Specifications
50pF, Input 25oC -40oC 85oC -55oC 125oC UNITS
PARAMETER TYPES Propagation Delay
SYMBOL
TEST CONDITIONS
tPHL
50pF 15pF 50pF 15pF 50pF
tPHL
50pF
CD54HC259, CD74HC259, CD54HCT259, CD74HCT259
Switching Specifications
50pF, Input (Continued) 25oC PARAMETER SYMBOL tPHL TEST CONDITIONS 50pF 15pF 50pF tPHL, tPLH 50pF 15pF 50pF Output Transition Time tTHL, tTLH 50pF Power Dissipation Capacitance (Notes Input Capacitance TYPES Propagation Delay tPHL, tPLH 50pF 15pF 50pF 15pF 50pF 15pF 50pF 15pF Power Dissipation Capacitance (Notes Input Capacitance Output Transition Time NOTES: used determine dynamic power consumption, package. VCC2 VCC2 where Input Frequency, Output Frequency, Output Load Capacitance, Supply Voltage. tTHL, tTLH 15pF 50pF 50pF 15pF 50pF -40oC 85oC -55oC 125oC UNITS
CD54HC259, CD74HC259, CD54HCT259, CD74HCT259 Test Circuits Waveforms
trCL CLOCK tfCL CLOCK trCL tfCL 2.7V 0.3V 1.3V 0.3V 1.3V 1.3V
NOTE: Outputs should switching from accordance with device truth table. fMAX, input duty cycle 50%. FIGURE CLOCK PULSE RISE FALL TIMES PULSE WIDTH
NOTE: Outputs should switching from accordance with device truth table. fMAX, input duty cycle 50%. FIGURE CLOCK PULSE RISE FALL TIMES PULSE WIDTH
INPUT
INPUT 2.7V 1.3V 0.3V
tTLH
tTHL
tTLH tPHL tPLH
tTHL
INVERTING OUTPUT
INVERTING OUTPUT tPHL tPLH
1.3V
FIGURE TRANSITION TIMES PROPAGATION DELAY TIMES, COMBINATION LOGIC
FIGURE TRANSITION TIMES PROPAGATION DELAY TIMES, COMBINATION LOGIC
trCL CLOCK INPUT tH(H)
tfCL tH(L) DATA INPUT tSU(H) CLOCK INPUT
trCL 2.7V 0.3V tH(H)
tfCL 1.3V tH(L) 1.3V 1.3V 1.3V tSU(L) tTLH tTHL 1.3V tPHL
DATA INPUT tSU(H) tTLH OUTPUT tPLH tREM SET, RESET PRESET tSU(L) tTHL tPHL
OUTPUT
1.3V tPLH
tREM SET, RESET PRESET
1.3V
50pF
50pF
FIGURE SETUP TIMES, HOLD TIMES, REMOVAL TIME, PROPAGATION DELAY TIMES EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS
FIGURE SETUP TIMES, HOLD TIMES, REMOVAL TIME, PROPAGATION DELAY TIMES EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS
CD54HC259, CD74HC259, CD54HCT259, CD74HCT259 Test Circuits Waveforms
OUTPUT DISABLE tPZL tPHZ OUTPUT HIGH OUTPUTS ENABLED OUTPUTS DISABLED OUTPUTS ENABLED tPZH OUTPUT HIGH OUTPUTS ENABLED OUTPUT tPHZ
(Continued)
tPLZ OUTPUT DISABLE tPZL
tPLZ OUTPUT
tPZH
1.3V
1.3V OUTPUTS DISABLED OUTPUTS ENABLED
FIGURE THREE-STATE PROPAGATION DELAY WAVEFORM
FIGURE THREE-STATE PROPAGATION DELAY WAVEFORM
OTHER INPUTS TIED HIGH OUTPUT DISABLE
WITH THREESTATE OUTPUT
OUTPUT 50pF
tPLZ tPZL tPHZ tPZH
NOTE: Open drain waveforms tPLZ tPZL same those three-state shown left. test circuit Output VCC, 50pF. FIGURE THREE-STATE PROPAGATION DELAY TEST CIRCUIT
PACKAGE OPTION ADDENDUM
www.ti.com
20-Feb-2006
PACKAGING INFORMATION
Orderable Device 5962-8985201EA CD54HC259F3A CD54HCT259F3A CD74HC259E CD74HC259EE4 CD74HC259M CD74HC259M96 CD74HC259M96E4 CD74HC259ME4 CD74HC259MT CD74HC259MTE4 CD74HCT259E CD74HCT259EE4 CD74HCT259M CD74HCT259M96 CD74HCT259M96E4 CD74HCT259ME4 CD74HCT259MT CD74HCT259MTE4
Status ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE
Package Type CDIP CDIP CDIP PDIP PDIP SOIC SOIC SOIC SOIC SOIC SOIC PDIP PDIP SOIC SOIC SOIC SOIC SOIC SOIC
Package Drawing
Pins Package Plan Pb-Free (RoHS) Pb-Free (RoHS) Green (RoHS Sb/Br)
Lead/Ball Finish Call Call Call NIPDAU NIPDAU NIPDAU NIPDAU NIPDAU NIPDAU NIPDAU NIPDAU NIPDAU NIPDAU NIPDAU NIPDAU NIPDAU NIPDAU NIPDAU NIPDAU
Peak Temp Type Type Type Type Type Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Type Type Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM Level-1-260C-UNLIM
2500 Green (RoHS Sb/Br) 2500 Green (RoHS Sb/Br) Green (RoHS Sb/Br) Green (RoHS Sb/Br) Green (RoHS Sb/Br) Pb-Free (RoHS) Pb-Free (RoHS) Green (RoHS Sb/Br)
2500 Green (RoHS Sb/Br) 2500 Green (RoHS Sb/Br) Green (RoHS Sb/Br) Green (RoHS Sb/Br) Green (RoHS Sb/Br)
marketing status values defined follows: ACTIVE: Product device recommended designs. LIFEBUY: announced that device will discontinued, lifetime-buy period effect. NRND: recommended designs. Device production support existing customers, does recommend using this part design. PREVIEW: Device been announced production. Samples available. OBSOLETE: discontinued production device.
Plan planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), Green (RoHS Sb/Br) please check latest availability information additional product content details. TBD: Pb-Free/Green conversion plan been defined. Pb-Free (RoHS): TI's terms "Lead-Free" "Pb-Free" mean semiconductor products that compatible with current RoHS requirements substances, including requirement that lead exceed 0.1% weight homogeneous materials. Where designed soldered high temperatures, Pb-Free products suitable specified lead-free processes. Pb-Free (RoHS Exempt): This component RoHS exemption either lead-based flip-chip solder bumps used between package, lead-based adhesive used between leadframe. component otherwise considered Pb-Free (RoHS
Addendum-Page
PACKAGE OPTION ADDENDUM
www.ti.com
20-Feb-2006
compatible) defined above. Green (RoHS Sb/Br): defines "Green" mean Pb-Free (RoHS compatible), free Bromine (Br) Antimony (Sb) based flame retardants exceed 0.1% weight homogeneous material)
MSL, Peak Temp. Moisture Sensitivity Level rating according JEDEC industry standard classifications, peak solder temperature. Important Information Disclaimer:The information provided this page represents TI's knowledge belief date that provided. bases knowledge belief information provided third parties, makes representation warranty accuracy such information. Efforts underway better integrate information from third parties. taken continues take reasonable steps provide representative accurate information have conducted destructive testing chemical analysis incoming materials chemicals. suppliers consider certain information proprietary, thus numbers other limited information available release. event shall TI's liability arising such information exceed total purchase price part(s) issue this document sold Customer annual basis.
Addendum-Page
IMPORTANT NOTICE Texas Instruments Incorporated subsidiaries (TI) reserve right make corrections, modifications, enhancements, improvements, other changes products services time discontinue product service without notice. Customers should obtain latest relevant information before placing orders should verify that such information current complete. products sold subject TI's terms conditions sale supplied time order acknowledgment. warrants performance hardware products specifications applicable time sale accordance with TI's standard warranty. Testing other quality control techniques used extent deems necessary support this warranty. Except where mandated government requirements, testing parameters each product necessarily performed. assumes liability applications assistance customer product design. Customers responsible their products applications using components. minimize risks associated with customer products applications, customers should provide adequate design operating safeguards. does warrant represent that license, either express implied, granted under patent right, copyright, mask work right, other intellectual property right relating combination, machine, process which products services used. Information published regarding third-party products services does constitute license from such products services warranty endorsement thereof. such information require license from third party under patents other intellectual property third party, license from under patents other intellectual property Reproduction information data books data sheets permissible only reproduction without alteration accompanied associated warranties, conditions, limitations, notices. Reproduction this information with alteration unfair deceptive business practice. responsible liable such altered documentation. Resale products services with statements different from beyond parameters stated that product service voids express implied warranties associated product service unfair deceptive business practice. responsible liable such statements. Following URLs where obtain information other Texas Instruments products application solutions: Products Amplifiers Data Converters Interface Logic Power Mgmt Microcontrollers amplifier.ti.com dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com Applications Audio Automotive Broadband Digital Control Military Optical Networking Security Telephony Video Imaging Wireless Mailing Address: Texas Instruments Post Office 655303 Dallas, Texas 75265 Copyright 2006, Texas Instruments Incorporated www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless

High-Speed CMOS Logic 8-Bit Addressable Latch Description 'H

Top Searches for this datasheet

Other recent searches