1ERYEP Order #22505A 7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO H

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

1ERYEP Order #22505A 7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO H

Datasheet Thumbnail

Top Searches for this datasheet

9WIV
1ERYEP
Order #22505A
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
HAVE QUESTIONS, WE'RE HERE HELP YOU.
FXVWRPHU VHUYLFH QHWZRUN LQFOXGHV RIILFHV LQWHUQDWLRQDO RIILFHV FXVWRPHU WUDLQLQJ FHQWHU ([SHUW WHFKQLFDO DVVLVWDQFH DYDLODEOH IURP ZRUOGZLGH VWDII ILHOG DSSOLFDWLRQ HQJLQHHUV IDFWRU\ VXSSRUW VWDII DQVZHU IDPLO\ KDUGZDUH VRIWZDUH GHYHORSPHQW TXHVWLRQV )UHTXHQWO\ DFFHVVHG QXPEHUV OLVWHG EHORZ $GGLWLRQDO FRQWDFW LQIRUPDWLRQ OLVWHG EDFN WKLV PDQXDO VLWH OLVWV ODWHVW SKRQH QXPEHUV
Technical Support
$QVZHUV WHFKQLFDO TXHVWLRQV DYDLODEOH RQOLQH WKURXJK HPDLO WHOHSKRQH KRPH SDJH ZZZDPGFRP IROORZ 6HUYLFH OLQN ODWHVW WHFKQLFDO VXSSRUW SKRQH QXPEHUV VRIWZDUH )UHTXHQWO\ $VNHG 4XHVWLRQV WHFKQLFDO VXSSRUW TXHVWLRQV SURGXFWV VHQG HPDLO HSGVXSSRUW#DPGFRP &DQDGD HXURWHFK#DPGFRP (XURSH DOVR FDOO &RUSRUDWH $SSOLFDWLRQV +RWOLQH 7ROOIUHH &DQDGD (XURSH KRWOLQH
VSHFLILF LQIRUPDWLRQ SURGXFWV DFFHVV KRPH SDJH ZZZDPGFRP IROORZ (PEHGGHG 3URFHVVRUV OLQN 7KHVH SDJHV SURYLGH LQIRUPDWLRQ XSFRPLQJ SURGXFW UHOHDVHV RYHUYLHZV H[LVWLQJ SURGXFWV LQIRUPDWLRQ SURGXFW VXSSRUW WRROV OLVW WHFKQLFDO GRFXPHQWDWLRQ 6XSSRUW WRROV LQFOXGH RQOLQH EHQFKPDUNLQJ WRROV &RGH.LW VRXUFH FRGH H[DPSOH DSSOLFDWLRQV 0DQ\ WHFKQLFDO GRFXPHQWV DYDLODEOH RQOLQH IRUP 4XHVWLRQV UHTXHVWV LQSXW FRQFHUQLQJ SDJHV VHQW HPDLO ZHEPDVWHU#DPGFRP
Support
Documentation Literature Support
RUGHU OLWHUDWXUH FDOO
'DWD ERRNV PDQXDOV GDWD VKHHWV DSSOLFDWLRQ QRWHV SURGXFW IUHH ZLWK VLPSOH SKRQH FDOO ,QWHUQDWLRQDOO\ FRQWDFW \RXU ORFDO VDOHV RIILFH SURGXFW OLWHUDWXUH 7ROOIUHH &DQDGD 'LUHFW GLDO ZRUOGZLGH
)XVLRQ(60 SDUWQHUV SURYLGH DUUD\ SURGXFWV GHVLJQHG PHHW FULWLFDO WLPHWRPDUNHW QHHGV 3URGXFWV DQGVROXWLRQV DYDLODEOHLQFOXGH SURGXFWV VRIWZDUH GHYHORSPHQW WRROV DPRQJ RWKHUV VLWH )DPLO\ 3URGXFWV 'HYHORSPHQW 7RROV RUGHU GHVFULEH WKHVH VROXWLRQV DGGLWLRQ PDWXUH GHYHORSPHQW WRROV DSSOLFDWLRQV SODWIRUP ZLGHO\ DYDLODEOH JHQHUDO PDUNHWSODFH
Third-Party Support
Contents
About Test Interface Port Board
%RDUG )HDWXUHV 'RFXPHQWDWLRQ $ERXW 7KLV 0DQXDO [LLL 6XJJHVWHG 5HIHUHQFH 0DWHULDO [LLL 'RFXPHQWDWLRQ &RQYHQWLRQV
Chapter
Getting Started
%RDUG 3RZHU ,QWHUIDFH &DEOH 0DLQ ,QWHUIDFH &RQQHFWRU
Chapter
System Features Components
/D\RXW 3ODFHPHQW 6HULDO 3RUWV 3URJUDPPLQJ 6HULDO 3RUWV &RQILJXULQJ 6HULDO 3RUW
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
3DUDOOHO 3RUW 3URJUDPPLQJ 3DUDOOHO 3RUW (WKHUQHW &RQWUROOHU 3RUW 2YHUYLHZ &RQILJXULQJ +H[DGHFLPDO 'LVSOD\ *HQHUDO3XUSRVH /('V (LJKW /('V 'LVFUHWH 2XWSXWV 5HJLVWHU 'HEXJ +HDGHUV *HQHUDO3XUSRVH ,QSXWV 2XWSXWV 'LVFUHWH ,QSXWV 5HJLVWHU 'LVFUHWH 2XWSXWV 5HJLVWHU 6ZLWFK (LJKW3RVLWLRQ 6ZLWFK 6ZLWFK ,QSXWV 5HJLVWHU 5HVHW %XWWRQ )ODVK 0HPRU\ 8VLQJ )ODVK 0HPRU\ 6HOHFWLQJ )ODVK 0HPRU\ ,QWHUUXSWV 0$&+ 'HYLFH $GGUHVV 0RGH 0DSV 7LPLQJ 9HUVLRQ 5HJLVWHU
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
Appendix
MACH® Device Equations
0$&+ 'HYLFH (TXDWLRQV
Index
,QGH[ ,QGH[
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDOO
List Figures
)LJXUH %DUUHO 5LEERQ &DEOH &RQQHFWRUV /RFDWLRQV )LJXUH %RDUG 5LEERQ &DEOH )LJXUH 5LEERQ &DEOH &RQQHFWRU 2ULHQWDWLRQ )LJXUH 0DLQ ,QWHUIDFH &RQQHFWRU 3LQRXW )LJXUH &LUFXLW %RDUG /D\RXW )LJXUH %RDUG %ORFN 'LDJUDP )LJXUH 6HULDO3RUW &RQQHFWRU 3LQRXW )LJXUH 3DUDOOHO3RUW &RQQHFWRU 3LQRXW )LJXUH 'LVSOD\ )LJXUH (LJKW6HJPHQW 'LVSOD\ )LJXUH 3LQRXW )LJXUH /RJLF $QDO\]HU +HDGHU )LJXUH *HQHUDO3XUSRVH ,QSXW2XWSXW +HDGHU )LJXUH 6ZLWFK )LJXUH 5HVHW %XWWRQ )LJXUH )ODVK 0HPRU\ ,GHQWLILFDWLRQ )LJXUH /RFDWLRQV
YLLL
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
List Tables
7DEOH 7DEOH 7DEOH 7DEOH 7DEOH 7DEOH 7DEOH 7DEOH 7DEOH 7DEOH 7DEOH 1RWDWLRQDO &RQYHQWLRQV ,QWHUIDFH &RQQHFWRU 6LJQDO 'HVFULSWLRQV $GGUHVVLQJ 6HULDO 3RUW $GGUHVVLQJ 6HULDO 3RUW $GGUHVVLQJ 3DUDOOHO 3RUW $GGUHVVLQJ 3DUDOOHO 3RUW $GGUHVVLQJ $6&,, 'LVSOD\ $GGUHVVLQJ $6&,, 'LVSOD\ $GGUHVVLQJ +H[DGHFLPDO 'LVSOD\ $GGUHVVLQJ +H[DGHFLPDO 'LVSOD\ 'LVFUHWH 2XWSXWV 5HJLVWHU 'HILQLWLRQV
7DEOH 'LVFUHWH ,QSXWV 5HJLVWHU 'HILQLWLRQV 7DEOH 'LVFUHWH 2XWSXWV 5HJLVWHU 'HILQLWLRQV 7DEOH 6ZLWFK ,QSXWV 5HJLVWHU 'HILQLWLRQV 7DEOH $GGUHVVLQJ 7DEOH $GGUHVVLQJ 7DEOH 9HUVLRQ 5HJLVWHU 'HILQLWLRQV
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
About Test Interface Port Board
Test Interface Port (TIP) board developed software debug development board. many reasons, often impractical extra peripherals target system just development software debugging. Serial ports good example. Often, adding extra peripherals makes development more difficult because target peripherals used application cannot used software development debugging. However, target containing small, 60-pin connector host TIP, board rich peripherals development software debugging. board peripherals contained convenient location software debugging, diagnostics, evaluation, reference designs. board designed make easy convenient software communicate status with engineer, tester, even user. board designed support flexible, present-day applications used with target board containing microcontroller that connect board through main interface connector (60-wire ribbon cable).
Board Features
board provides following features: 16550 RS-232 serial ports (9-pin, DCE). PC-compatible parallel port. 10BaseT Ethernet controller port that interrupt-driven mode. character ASCII-decoded display. 8-segment (32-bit) hexadecimal display. Eight discrete LEDs (green). Three logic analyzer debug headers easy address, data, control signal debug access.
Test Interface Port Board User's Manual
Eight discrete TTL/CMOS outputs (can connect directly logic analyzer). Eight inputs connected switch header. reset button that resets target. 8-bit Flash memory, socketed allow upgrading. jumper block (JP1) selecting between internal (TIP board) external (host board) Flash memory. flexible interface simple inexpensive connection target board. interrupt button. Five interrupt sources board: serial ports, parallel port, Ethernet controller port, user-interrupt button. these interrupts main interface connector separately. addition, these interrupts logic ORed into single signal that also goes connector. macro array CMOS high-density/high-performance (MACH®) device that provides individual chip selects each on-board peripheral device (except Ethernet controller port). Support 16-bit addressing 8-bit addressing, selected with switch. Five programmable registers controlling board's operation.
Documentation
Test Interface Port Board User's Manual, order #22505, provides information system board features, functionality, interfaces. Additional information found documentation listed page xiii.
Test Interface Port Board User's Manual
About This Manual
Chapter "Getting Started" describes power supply requirements main interface connector configuration board. This chapter also explains proper procedure powering board. Chapter "System Features Components" describes detail peripherals, memory, main interface connector signals out, interrupts board, including jumper settings programmable registers used control operation board. Appendix "MACH® Device Equations" contains current listing MACH device program code.
Suggested Reference Material
following documentation interest board user. Am79C961 Ethernet Controller specifications, order #18183 current application notes technical bulletins, World Wide page www.amd.com. following non-AMD documentation also interest board user. Hitachi's HD44780U (LCD-II) Matrix Liquid Crystal Display Controller/ Driver data sheet. more information, refer Hitachi specification accessing site http://www.hitachi.com searching HD44780U. Texas Instruments' TL16C552 Dual Asynchronous Communications Element With FIFO data sheet. more information, refer Texas Instruments TL16C552 specification accessing site http://www.ti.com searching TL16C552.
Test Interface Port Board User's Manual
xiii
Documentation Conventions
Test Interface Port Board User's Manual uses notational conventions shown Table (unless otherwise noted). Table 0-1. Notational Conventions Symbol Boldface Usage Indicates that characters must entered exactly shown, except that alphabetic case only significant when indicated. Indicates descriptive term replaced with user-specified term. Indicates computer text input output example listing. Encloses optional parameter. include information described within brackets, type only parameter, brackets themselves. overbar over signal name indicates that active low. pound sign after signal name used indicate active schematics.
Italic Typewriter face
SIGNAL SIGNAL#
Test Interface Port Board User's Manual
Chapter Getting Started
Test Interface Port (TIP) board comes prepared immediate use. Connect supplied flexible ribbon cable board host's interface connector, then follow correct power-up procedure (see "Board Power" page 1-1), board ready use. program on-board Flash memory with board diagnostics, monitor program, application software. NOTE: application that programmed board's Flash memory, Flash Select jumper position.
Board Power
board requires external power supply with 2.0-A current rating. Although external power supply provides power board, board still does power (even with external power supply connected) unless host board also properly connected. This condition caused power sources being routed through MOSFETs that managed comparator. comparator gets power from host VCC. This MOSFET/ comparator routing prevents power board without presence both external host power sources. CAUTION: provide power board through host board without first connecting external power source board. Failure correctly follow this procedure causes back powering FETs which could damage board.
following procedure power board: sure host board powered
Test Interface Port Board User's Manual
Attach interface ribbon cable connector between board host board. board, ribbon cable connector attaches connector shown Figure Connect external power supply board's barrel connector (P2), shown Figure 1-1. CAUTION: Failure follow this procedure result irregular results damage board.
Perform normal power-up procedures host board.
Barrel Connector (P2)
Ribbon Cable Connector (P1)
Figure 1-1. Barrel (P2) Ribbon Cable (P1) Connectors Locations
Test Interface Port Board User's Manual
Interface Cable
board requires 60-wire ribbon cable assembly connect host interface. Figure illustrates interface cable assembly. Figure page illustrates orientation host interface connector connector interface cable assembly that connects host. description interface signals, "Main Interface Connector" page 1-5.
View With female connectors facing upward (out page) Guide bars facing outward
Connector (AMP 1-111196)
Ribbon Cable (AMP 2-57038)
Connector (AMP 1-111196)
Guide bars facing outward
Figure 1-2. Board Ribbon Cable
Test Interface Port Board User's Manual
Top/Side Angle View Orientation Interface Cable Assembly that connects host Interface Connector 1-111196
View 104068-
Orientation host interface connector (AMP 104068-6 vertical connector)
Vertical Conn
Side View 104069-7
Orientation host interface connector (AMP 104069-7 right-angle connector)
Right Angle Conn.
Figure 1-3. Ribbon Cable Connector Orientation
Test Interface Port Board User's Manual
Main Interface Connector
60-wire ribbon cable connects board main interface connector (P1). Table describes each signals connector. Figure page illustrates pinout Table 1-1. Interface Connector Signal Descriptions 1-10, 13-22 Signal Name TA0-TA19 Input/ Description Output Address Lines: Receive physical memory latched address Flash memory Ethernet controller physical latched address other board peripherals through MACH device. Ground Pins Data Bus: Input output data during respective read write cycle. blank. blank. Select hardware method identifying that board physically connected host. board 10-K pullup resistor TIPSEL. host board wants TIPSEL indicate that board connected, then host board should have weak pulldown resistor (100 signal connected TIPSEL. Then, when board connected host board, TIPSEL signal goes Low, indicating that board properly connected host. blank.
25-32
TD0-TD7 TIPSEL
Test Interface Port Board User's Manual
Table 1-1. Interface Connector Signal Descriptions (Continued) Signal Name TIPSEL Input/ Description Output Select: hardware method indentifying that board physically connected host. board pulldown resistor TIPSEL. host board wants TIPSEL indicate that board connected, then host board should have weak pullup resistor signal connected TIPSEL. When board connected host board, TIPSEL signal goes High, indicating that board properly connected host. Address Enable: systems: When asserted High, TAEN enables DMACs buses prevents devices from responding. Am186TMCC CDP: chip select that, when asserted Low, allows communication with Ethernet controller. blank. Read Strobe: Indicates system that host microcontroller performing memory read cycle. blank. Write Strobe: Indicates system that host microcontroller performing memory write cycle. Ethernet Interrupt Request: Indicates that several status flags (consult Ethernet controller specification details).
TAEN
ENETIRQ
Test Interface Port Board User's Manual
Table 1-1. Interface Connector Signal Descriptions (Continued) Signal Name Input/ Description Output Cycle Status: Used Am186 family microcontrollers logical memory indicator. Printer Port Interrupt: Dedicated parallel port interrupt signal. blank. Serial Port Interrupt: Dedicated serial port interrupt signal. Main Interrupt Line: shared interrupt line. MAIN_IRQ asserted five interrupts board asserted. Serial Port Interrupt: Dedicated serial port interrupt signal. Host Reset: Toggled board reset button, which then indicates host microcontroller perform systemwide hardware reset. Channel Ready: Indication Ethernet controller that valid data exists data reads that data been latched writes. Reset: Generated host microcontroller when performing hardware reset. TRESET affects board's Ethernet controller, parallel serial ports. blank. Flash Read Enable: Output enable.
PARINT SERINT1 MAIN_IRQ
SERINT0 HRESET
IOCHRDY
TRESET
FLASHRD
Test Interface Port Board User's Manual
Table 1-1. Interface Connector Signal Descriptions (Continued) Signal Name SEL186 Input/ Description Output Select Am186: Identifies that Am186 microcontroller board connected hosting board. This helps determine when Ethernet controller should respond read write cycles. There pulldown resistor connected this when Am186 board connected. SEL186 should driven High Am186 host boards connecting board. Flash Write Enable: Write enable. Host Power: provides power comparator, which turn provides power MOSFET driver, which drives FETs, allowing external power supply provide board. Flash Chip Select: Flash memory chip enable. External Flash Chip Select: optional external Flash memory chip select jumper. host boards take advantage EXTFLHCS making board's Flash memory select jumper primary Flash memory select component boards (theTIP board host board). This minimizes components host board.
FLASHWR
FLASHCS EXTFLHCS
Test Interface Port Board User's Manual
UDQT@G @I@UDSR Q6SDIU T@SDIU T@SDIU DP8CS9` U6@I H6DIfDSR US@T@U S@T@UT
*5281'
*5281'
DIU@SSVQUT
Figure 1-4. Main Interface Connector Pinout
Test Interface Port Board User's Manual
1-10
Test Interface Port Board User's Manual
Chapter System Features Components
Test Interface Port (TIP) board peripherals convenient location software debugging, diagnostics, evaluation, reference designs. board designed make easy convenient software indicate engineer, tester, user tasks that being performed. board designed support flexible, present-day applications, intended used with host board containing microcontroller that connect board through small, 60-pin, main interface connector. board supports either I/O-mapped memory-mapped operation used either mode. board requires minimal software initialization basic operation. This chapter provides detailed information about features components board. following sections explain operation board detail, including jumper settings, switch settings, programmable registers: "Layout Placement" page "Serial Ports" page "Parallel Port" page 2-10 "Ethernet Controller Port" page 2-13 "LCD" page 2-14 "Hexadecimal Display" page 2-16 "General-Purpose LEDs" page 2-18 "Debug Headers" page 2-20 "General-Purpose Inputs Outputs" page 2-21 "DIP Switch" page 2-24 "Reset Button" page 2-26 "Flash Memory" page 2-27 "Interrupts" page 2-30
Test Interface Port Board User's Manual
"MACH® Device" page 2-30 "I/O Address Mode" page 2-31 "I/O Maps" page 2-32 "Timing" page 2-34 "Version Register" page 2-34
Layout Placement
board laid convenient connection host board various external devices. connectors power, parallel port, RJ-45, serial ports along side board. side adjacent port connector side main interface connector, general-purpose input/output header, debug headers, MACH device programming header. LCD, displays, LEDs arranged close together middle board. Refer Figure page layout component placement. Figure page block diagram board showing connections between various peripherals board.
Test Interface Port Board User's Manual
Power Connector
UARTs Parallel Port Chip Parallel Port (under LCD) MACH® 4-128 Device (under LCD)
Serial Ports EEPROM
Ethernet
Outline
SRAM
LEDs Debug Headers Displays Input Switch Flash Memory
MACH® Programming Header Main Interface Connector
GPIO Input Output Header
Figure 2-1. Circuit Board Layout
Test Interface Port Board User's Manual
Debug Headers Header Header Header
Ethernet Controller E-NET EEPROM SRAM 10BaseT Connector
Transformer Board Peripherals
Main Interface Connector
Control Signals Address Data
ASCII
Program. Header Displays 60-Pin Connector
Data Control Signals
MACH® Device
Chip Selects
LEDs GPIO Header
Address (20)
PAL® Device FLASH Management Circuit Board Comp
Flash Memory Control Signal
Switch
Dual 16C550 UART Parallel Controller Driver Parallel Serial
Host
Ext. Power Plug
MOSFET
Serial
Figure 2-2. Board Block Diagram
Test Interface Port Board User's Manual
Serial Ports
NOTE: more information about initializing programming serial ports, refer Texas Instruments TL16C552 data sheet.
board provides 16550 RS-232 serial ports (9-pin, DCE). board contains Texas Instruments TL16C552 chip that controls 16550 Universal Asynchronous Receiver Transmitters (UARTs) parallel port. more information about parallel port, refer page 2-10. These serial ports 115200 baud used with without interrupts. interrupt line from each serial port connects dedicated interface connector through shared interrupt circuit, which dedicated interface connector. Figure illustrates serial-port connector pinout. Serial port typically serves system debugging console. board typically sends debugging messages, such asserts, fault messages, trace statements, this port. This interface also support command line other method accepting user input. information about address locations, refer Table Table 2-2. Serial port typically dedicated software debugger. example, CAD-UL debugger communicate with board-level monitor using this port.
Figure 2-3. Serial-Port Connector Pinout
Test Interface Port Board User's Manual
Table 2-1. 8-Bit Addressing Serial Port Address 310h-317h 318h-31Fh Read/Write Description Serial port Serial port
Table 2-2. 16-Bit Addressing Serial Port Address 320h-32Eh 330h-33Eh Read/Write Description Serial port Serial port
Test Interface Port Board User's Manual
Programming Serial Ports
This section contains general information about programming operations functions serial ports including operating mode, UART operation, interrupts, registers.
Operating Mode
16550-compatible UART mode (FIFO mode) contains 16-byte FIFOs transmitting receiving off-load from repetitive service routines. write bytes transmit FIFO THRE interrupt poll THRE trigger another bytes. receive FIFO programmable trigger level that interrupt bytes present. Writing byte full transmit FIFO results last byte being lost. receive FIFO full, receiving more character generates overrun error. last character received lost. remaining bytes FIFO unchanged.
UART Operation
UART converts serial data received serial input line (SIN) into parallel data that processed microcontroller. UART also converts parallel data into serial data transmission chip serial output line (SOUT). Data transmitted received same time. generate baud rate transfer, UART clock divided divisor value chosen programmer. UART baud-rate generator automatically calculates baud rate from divisor value that programmed into baud rate divisor registers (divisor latch divisor latch MSB). These registers read initialization baud rate transfer. Each byte data transferred using format called frame. transmitter receiver must agree frame format, addition baud rate, transmission successful. frame format determined value written into Line Control register. frame consists start bit, five eight data bits, optional parity bit, either 1.5, stop bits. Transmission frame initiated when software writes byte Transmit Holding register. Reception frame initiated when start received (the input driven baud-rate clock period). This start allows receiver synchronize clock with sender's clock. Errors reported Line Status register.
Test Interface Port Board User's Manual
Interrupts
serial port supports standard UART interrupts follows: Received Data Available Transmit Holding Register Empty Modem Status Receiver Line Status interrupt sources pending simultaneously, only highest priority interrupt indicated ID2-ID0 field Interrupt Register. When interrupt source cleared, subsequent read from this port will return next highest priority interrupt source.
Registers
registers store three types information: control, status, data. divisor latch access (DLAB) Line Control register (bit used with address, read, write inputs select register that written read from. Transmit Holding register Receive Buffer register data registers that hold from five eight bits data. less than eight bits data transmitted, data right justified least significant bit. data word always first serial data received transmitted. data registers double-buffered that read write operations performed when serial port performing parallel-to-serial serial-to-parallel conversion. following registers available serial port. bits these registers described TL16C552 Specification. Line Control Register: This register used configure format UART frame data transfer, including character length, stop bits, parity. Divisor Latch LSB: This register holds least significant byte 16-bit baud rate clock divisor that used generate baud clock (when DLAB Divisor Latch MSB: This register holds most significant byte clock divisor (when DLAB Transmitter Holding Register: byte transmitted written this write-only register (when DLAB Receive Buffer Register: received byte read from this read-only register (when DLAB This register shares address with Transmit Holding Register.
Test Interface Port Board User's Manual
Interrupt Enable Register: This register enables following serial port interrupts: modem status, receiver line status, transmitter holding empty, received data available, time-out interrupts (when DLAB Interrupt Identification Register: This read-only register used identify UART interrupts. FIFO Control Register: This write-only register used enable control FIFO 16650-compatible mode. Line Status Register: This register shows status data transfer, including parity framing errors, addition break empty indicators. Modem Control Register: This register used enable interrupts loopback diagnostic mode, assert DTR. Modem Status Register: This register contains both real-time latched status bits DCD, RIN, DSR, CTS. Scratch Register: This general purpose location used hold temporary data required serial data transfer.
Configuring Serial Port
Because board provides information terminal, considered data carrier equipment (DCE), serial ports configured accordingly default design. also configure board serve data terminal equipment (DTE) necessary. reconfigure serial port operate DTE, following procedure: Depopulate resistors through R31. Populate resistors through R50, located back board. gender changer required serial port either board connecting cable end. reconfigure serial port operate DTE, following procedure: Depopulate resistors through R41. Populate resistors through located back board. gender changer required serial port either board connecting cable end.
Test Interface Port Board User's Manual
Parallel Port
NOTE: more information about initializing parallel port, refer Texas Instruments TL16C552 specification.
board contains Texas Instruments TL165552 chip that controls parallel port serial ports (for more information about serial ports, refer "Serial Ports" page 2-5). parallel port used very fast downloads connecting printer logging purposes. interrupt line from this port connected dedicated interface connector, connected shared interrupt circuit with signal feeding back interrupt connector. Figure illustrates parallel port connector pinout. information about address locations, refer Table Table 2-4.
Figure 2-4. Parallel-Port Connector Pinout
2-10
Test Interface Port Board User's Manual
Table 2-3. 8-Bit Addressing Parallel Port Address 320h 321h 322h Read/Write Description Parallel port
Table 2-4. 16-Bit Addressing Parallel Port Address 340h 342h 344h Read/Write Description Parallel port
Test Interface Port Board User's Manual
2-11
Programming Parallel Port
TL16C552 parallel port interface controlled primarily software provides status inputs, control outputs, control signals necessary external parallel port data buffers. Communication between host peripheral asynchronous. parallel port data path external microcontroller. parallel port physically mapped different locations completely disabled. Only edge-triggered interrupts supported. parallel port connect Centronics-style printer interface. parallel port selected when chip select (CS2) low. state read (IOR) write (IOW) terminal controls read write function register. Read Data register controls when microprocessor read information parallel bus. parallel port interface mapped 320h-322h (8-bit) 340h-344h (16-bit). following direct-mapped registers available. Read Data Register: This register enables microprocessor read information parallel bus. Read Status Register: This register enables microprocessor read status printer most significant bits. status bits are: printer busy (BSY); acknowledge (ACK), handshake function; paper empty (PE); printer selected (SLCT); error (ERR); printer interrupt (PRINT). Read Control Register: This register enables state control lines read. Write Data Register: This register enables microprocessor write byte parallel bus. Write Control Register: This register sets state control lines. These states are: direction (DIR); interrupt enable (IN2 EN); select (SLIN); initialize printer (INIT); autofeed paper (AFD); strobe (STR), which informs printer presence valid byte parallel bus.
2-12
Test Interface Port Board User's Manual
Ethernet Controller Port
NOTE: information about initializing 10BaseT Ethernet controller port correct setup configuration Ethernet, refer Am79C961A PCnet-ISA+ Single Chip, Plug Play Full Duplex Ethernet Controller specification, order #18183.
following 8-bit 16-bit base addresses Ethernet: Base addresses: 8-bit 220h, 16-bit 220h board provides Ethernet controller port that interruptdriven mode. Ethernet controller port supports software downloading debugging over network. example, CAD-UL debugger uses this capability. Many devices already have Ethernet controller port device application. However, usually possible device port running debugger. example, system stopped break point, context debug monitor, then driver TCP/IP stack cannot run. However, board Ethernet controller port driven polled manner function independently from application drivers protocol stacks. interrupts from Ethernet controller gathered into single interrupt signal that connected dedicated interface connector through shared interrupt circuit. Ethernet controller port interrupt-driven mode.
Test Interface Port Board User's Manual
2-13
NOTE: more information about driver, refer Hitachi HD44780U-II Driver data sheet.
Overview
LCD, illustrated Figure 2-5, character, ASCII-decoded display displaying text. display contain type text. Being ASCII-decoded, enables user represent alphabetical characters display. example, writing display location causes appear LCD. Software only write this display; cannot read data back. information about address locations, refer Table Table 2-6. potentiometer adjusts contrast LCD. With front board facing (the main interface connector right), turn thumb wheel counterclockwise dark contrast LCD, making characters more visible. When appears board powered adjusting potentiometer.
MDLS-20265K
Figure 2-5. Display
2-14
Test Interface Port Board User's Manual
Table 2-5. 8-Bit Addressing ASCII Display Address 30Ch 30Dh 30Eh 30Fh Read/Write Description ASCII display-write control instructions ASCII display-busy flag address read ASCII display-write data ASCII display-read data
Table 2-6. 16-Bit Addressing ASCII Display Address 308h 30Ah 30Ch 30Eh Read/Write Description ASCII display-write control instructions ASCII display-busy flag address read ASCII display-write data ASCII display-read data
Configuring
must 8-bit operation 8-digit 2-line display. powerup procedure detailed "Board Power" page should initialize leave ready configuration. quick configuration LCD, following procedure. encounter problems need more detailed information, refer Hitachi spec, HD44780U (LCD-II) (Dot Matrix Liquid Crystal Controller/Driver). 8-bit operation, 2-line display, character font, write ASCII Display-Write Control Instructions address listed tables "I/O Maps" page 2-32. This write should clear screen. turn display cursor, write ASCII Display-Write Control Instructions address. After this write, cursor should appear screen.
Test Interface Port Board User's Manual
2-15
mode increment address shift cursor right time writing, write ASCII Display-Write Control Instructions address. ready display character respective 8-bit ASCII code. example, writing 41h, 4Dh, sequence ASCII Display-Write Data address should display "AMD" screen.
Hexadecimal Display
eight-segment hexadecimal display, illustrated Figure 2-6, behaves much like ASCII-decoded display, displays binary information hexadecimal format instead ASCII-decoded data. This display contains eight hexadecimal digits displaying values bits wide. example, during debugging, value peripheral register written display viewing without software decoding. Software only write this display; cannot read back value. display hexadecimal value eight-segment display, write bytes value appropriate addresses shown Table Table 2-8.
Figure 2-6. Eight-Segment Display
2-16
Test Interface Port Board User's Manual
Table 2-7. 8-Bit Addressing Hexadecimal Display Address 306h 307h 308h 309h Read/Write Description Display-Byte0: digits Display-Byte digits Display-Byte digits Display-Byte digits
Table 2-8. 16-Bit Addressing Hexadecimal Display Address 310h 312h 314h 316h Read/Write Description display-Byte digits display-Byte digits display-Byte digits display-Byte digits
Test Interface Port Board User's Manual
2-17
General-Purpose LEDs
NOTE: information about programming information, refer "Discrete Outputs Register" page 2-19.
Eight LEDs
eight general-purpose LEDs indicate status events errors. Software write read from buffer. This capability supports read-modify-write style operation. board, green cathode (light) used. Figure illustrates pinout LEDs.
SSL-LX15YGC
Figure 2-7. Pinout
2-18
Test Interface Port Board User's Manual
Discrete Outputs Register
following 8-bit 16-bit addresses Discrete Outputs register: Address: 8-bit 305h, 16-bit 300h Discrete Outputs register controls eight individual LEDs board, shown Table 2-9. This read/write register used read-modify-write manner. When corresponding turned When cleared turned off. When writing this register, value latched drivers LEDs immediately reflect state newly written bits. Table 2-9. Discrete Outputs Register Definitions Description least significant (right-most LED) next most significant next most significant next most significant next most significant next most significant next most significant most significant (left-most LED)
Test Interface Port Board User's Manual
2-19
Debug Headers
board provides three logic analyzer debug headers easy address, data, control signal debug access. These headers 10-pin shrouded, lowprofile header connector) allow connection between logic analyzer test points using flex cable header. debug signals following header shown Figure 2-8: Address Data control signals Port chip selects interrupts, Ethernet interrupt pinout information, refer board schematics included your kit.
Figure 2-8. Logic Analyzer Header
2-20
Test Interface Port Board User's Manual
General-Purpose Inputs Outputs
board provides eight discrete inputs eight discrete outputs through standard 20-pin header, eight discrete inputs through switch (illustrated Figure 2-9). These TTL/CMOS signals.
,13876
*3,2
2873876
Figure 2-9. General-Purpose Input/Output Header
inputs general-purpose allow software only read input buffer. Therefore, these inputs support read-modify-write style operation. information about reading input buffer, "Discrete Inputs Register" page 2-22. outputs directly connected logic analyzer straight-through ribbon cable. These outputs support tracing software operation, hardware. example, measure interrupt latency interrupt interrupt handler execution time, simply toggle entry exit from interrupt service routine (ISR). measure this with in-circuit emulator (ICE), difficult However, using board, measure above operation adding simple instructions using logic analyzer. Software write read from output buffer thereby supporting read-modify-write operation. information about reading writing output buffer, "Discrete Outputs Register" page 2-23.
Test Interface Port Board User's Manual
2-21
Discrete Inputs Register
following 8-bit 16-bit addresses Discrete Inputs register: Address: 8-bit 303h, 16-bit 306h Discrete Inputs register returns state eight general-purpose inputs board, shown Table 2-10. These inputs appear INPUT side connector value each indicates current state associated input. When reads input currently active (turned on/set output). When reads input currently inactive (turned off/set output). Writing this register effect state operation board. Table 2-10. Discrete Inputs Register Definitions Description most significant (left most) output next most significant output next most significant output next most significant output next most significant output next most significant output next most significant output least significant (right most) output
2-22
Test Interface Port Board User's Manual
Discrete Outputs Register
following 8-bit 16-bit addresses Discrete Outputs register: Address: 8-bit 302h, 16-bit 304h Discrete Outputs register controls eight individual general-purpose outputs board, shown Table 2-11. These outputs appear OUTPUT side connector This read/write register used read-modify-write manner. When this register read, value each indicates current state associated output. When output output currently active (turned on/set output). When output cleared output currently inactive (turned off/set output) When writing this register, value latched output drivers output pins immediately reflect state newly written bits. Table 2-11. Discrete Outputs Register Definitions Description least significant (right most) output next most significant output next most significant output next most significant output next most significant output next most significant output next most significant output most significant (left most) output
Test Interface Port Board User's Manual
2-23
Switch
NOTE: information about reading state switch, refer "DIP Switch Inputs Register" page 2-25.
Eight-Position Switch
board provides eight-position switch, illustrated Figure 2-10, that provides configuration information mode control host software. example, switch could enable special debugging features change system mode operation. These switch inputs cause interrupts.
3-435640-9
Figure 2-10. Switch
2-24
Test Interface Port Board User's Manual
Switch Inputs Register
following 8-bit 16-bit addresses Switch Inputs register: Address: 8-bit 304h, 16-bit 302h Switch Inputs register (read-only) returns state eight-position switch (SW4) board, shown Table 2-12. When this register read, value each indicates current state associated switch. When reads input currently active (turned on). When reads input currently inactive (turned off). Writing this register effect state operation board. Table 2-12. Switch Inputs Register Definitions Description first (least significant/left-most) switch second switch third switch fourth switch fifth switch sixth switch seventh switch eighth (most significant/right-most) switch
Test Interface Port Board User's Manual
2-25
Reset Button
following 8-bit 16-bit addresses Interrupt Reset register: Address: 8-bit 34Ah, 16-bit 34Ah board provides reset button, illustrated Figure 2-11. reset button toggles signal host board which then performs system-wide hardware reset. signal connected RESET interface connector (pin should input host board should connect main microcontroller reset. example, microcontroller, this signal connected RESET input, which corresponds POWERGOOD system architecture.
Alcoswitch FSM4J
Figure 2-11. Reset Button
This same reset also performed remotely through serial ports. this feature, must remove resistor (for serial port (for serial port from board, then populate resistors serial ports respectively. board discrete registers should respond hardware reset signal. However, this condition certain, even under normal conditions. example, hardware reset should change state LCD, display, discrete LEDs, discrete inputs, discrete outputs. hardware reset does reset serial ports parallel port.
2-26
Test Interface Port Board User's Manual
Flash Memory
NOTE: more information about flash memory, refer Am29F040 data sheet.
board equipped with Flash memory. socket which Flash memory mounted supports variety Flash memory options (any 8-bit device) that installed place existing unit. Figure 2-12 illustrates Flash memory identification purposes.
Figure 2-12. 8-Bit Flash Memory Identification
Test Interface Port Board User's Manual
2-27
Using Flash Memory
program Flash memory with diagnostics, monitor, small application. However, primary design function Flash memory provide host board with alternate boot location. example, host board soldered-down Flash memory device that Flash memory becomes corrupted, reprogram Flash memory without removing from board using functions board. accomplish this task programming board Flash memory with utility program, like E86MONsoftware, which reprogram function allow copying contents board Flash memory host board Flash memory. More specifically, when board hosted Am186TMCC/CH/CU device microcontroller that connected monitor, board reprogram Customer Development Platform (CDP) on-board Flash memory. With Flash memory board being programmed with E86MON software, booted through board. begin reprogramming sequence entering keyboard. Follow simple instructions, Flash memory Am186CC/CH/CU device reprogrammed. This simpler process than removing soldered down Flash memory board, programming programmer, then re-soldering Flash memory back device.
2-28
Test Interface Port Board User's Manual
Selecting Flash Memory
Jumper block (JP1) selects which Flash memory used, either internal (TIP board) external (host board) Flash memory. select internal 8-bit Flash, jumper pins drive logic FLASHCS signal (pin main interface connector). select host board Flash, jumper pins JP1. Figure 2-13 indicates locations JP1.
Figure 2-13. Locations
Test Interface Port Board User's Manual
2-29
Interrupts
WARNING: peripheral interrupt signals board terminated. result, software must ensure that each peripheral interrupt enabled interrupt input gate that driving MAIN_IRQ signal floating. Refer peripheral data sheets information about this done. Alternately, target board pull-down resistors peripheral interrupt signals.
board supports interrupts with following features: interrupt push button (SW2) Five interrupt sources board: serial ports, parallel port, Ethernet controller port, user-interrupt button designs that accommodate individual signals want have dedicated interrupts, serial ports, parallel port, Ethernet controller port have individual interrupt signals going main interface connector (P1). designs that have limited connector space, these same signals also logically ORed together MAIN_IRQ signal, which also routed main connector. interrupt generated interrupt push button routed main connector only through MAIN_IRQ signal. When interrupt button pressed, SW_IRQ signal (generated from MACH), goes high causing MAIN_IRQ signal also high. SW_IRQ signal will remain high until Interrupt Reset register (address 34Ah) MACH written address this register, refer "I/O Maps" page 2-32.
MACH® Device
peripherals board interfaced host system through macro array CMOS high-density/high-performance (MACH®) device that provides individual chip selects each on-board peripheral device (except Ethernet controller port). This interface gives board degree independence from host system. complete listing current MACH® device code, Appendix "MACH® Device Equations".
2-30
Test Interface Port Board User's Manual
Address Mode
board supports 8-bit addressing 16-bit addressing. 8-bit 16-bit addressing determined switch. Selecting optional 8-bit cycle mode changes MACH device address. Note that peripheral access addresses change. addresses different addressing modes, "I/O Maps" page 2-32. need board 8-bit mode family board, must select 8-bit mode. example, select 8-bit addressing mode Am186ED processor, write Auxiliary Configuration register physical location FFF2h. default, this register 16-bit addressing. Consult host microcontroller documentation correct 16-bit addressing configuration.
Test Interface Port Board User's Manual
2-31
Maps
Table 2-13 lists 8-bit address locations respective peripherals, Table 2-14 lists 16-bit address locations. Table 2-13. 8-Bit Addressing Address 302h 303h 304h 305h 306h 307h 308h 309h 30Ch 30Dh 30Eh 30Fh 310h-317h 318h-31Fh 320h 321h 322h 34Ah 348h 220h Read/Write Description Discrete Outputs register Discrete Inputs register Switch Inputs register Discrete Outputs register Display-Byte digits Display-Byte digits Display-Byte digits Display-Byte digits ASCII display-write control instructions ASCII display-busy flag address read ASCII display-write data ASCII display-read data Serial port Serial port Parallel port
Interrupt reset (write this address reset push button interrupt signal) Version register Ethernet base address
2-32
Test Interface Port Board User's Manual
Table 2-14. 16-Bit Addressing Address 300h 302h 304h 306h 308h 30Ah 30Ch 30Eh 310h 312h 314h 316h 320h-32Eh 330h-33Eh 340h 342h 344h 34Ah 348h* 220h Read/Write Description Discrete Outputs register Switch Inputs register Discete Outputs register Discrete Inputs register ASCII display-write control instructions ASCII display-busy flag address read ASCII display-write data ASCII display-read data display-Byte digits display-Byte digits display-Byte digits display-Byte digits Serial port Serial port Parallel port
Interrupt reset (write this address reset push button interrupt signal) Version register Ethernet base address
Currently, Version register only accessible Am186 microcontrollers.
Test Interface Port Board User's Manual
2-33
Timing
Certain microcontroller boards require added wait states accommodate timing specifications 16C550 UARTs. example, SD186ED demonstration board, Auxiliary (MPCS) register needs defined state writing 8038h physical location FFA8h. Then, insert three wait states Peripheral Chip Select (PCS) register writing 0073h physical location FFA4h. Refer 16C550 specification microcontroller manual host board determine correct configuration appropriate method adding wait states.
Version Register
NOTE: Currently, Version register only accessible Am186 microcontrollers.
following 8-bit 16-bit addresses Version register: Address: 8-bit 348h, 16-bit 348h Version register contains version code that running MACH® programmable device revision board. This read-only register. Table 2-15 lists mappings this register.
2-34
Test Interface Port Board User's Manual
Table 2-15. Version Register Definitions Bits Read/Write Description MACH Device Code Version These read-only bits reflect version code MACH programmable part, which controls board. This value starts incremented every time version MACH device code released from AMD. This value enables software detect which version MACH device resident board modify behavior accordingly. This value also helps determine when upgrade MACH device code. Writing these bits effect state these bits, MACH device, other devices board. Board Revision These read-only bits reflect revision physical board. These bits necessarily incremented with every spin board; incrementing depends significance changes made board. Writing these bits effect state these bits, MACH device, other devices board.
Test Interface Port Board User's Manual
2-35
2-36
Test Interface Port Board User's Manual
Appendix MACH® Device Equations
7KLV DSSHQGL[ FRQWDLQV YHUVLRQ 0$&+ FRGH ERDUG WKDW FXUUHQW SULQWLQJ WKLV PDQXDO $FFHVV ZHEVLWH ZZZDPGFRP IROORZ (PEHGGHG 3URFHVVRUV OLQN ILQG ODWHVW YHUVLRQ WKLV FRGH 6833257 2%/,*$7,21 REOLJDWHG IXUQLVK VXSSRUW PDNH IXUWKHU LQIRUPDWLRQ VRIWZDUH WHFKQLFDO LQIRUPDWLRQ NQRZKRZ VKRZKRZ DYDLODEOH :$55$17,(6 /,0,7$7,216 /,$%,/,7< SURYLGLQJ WKHVH PDWHULDOV ZLWK IDXOWV PDNHV ZDUUDQW\ ZKDWVRHYHU H[SUHVV LPSOLHG VWDWXWRU\ FRQWUDFWXDO RWKHUZLVH ZLWK UHVSHFW PDWHULDOV H[SUHVVO\ GLVFODLPV LPSOLHG ZDUUDQW\ PHUFKDQWDELOLW\ ILWQHVV SDUWLFXODU SXUSRVH WLWOH QRQLQIULQJHPHQW ZDUUDQWLHV DULVLQJ YLUWXH FXVWRP WUDGH FRXUVH GHDOLQJ DOVR DGYLVHV WKDW PDWHULDOV VSHFLI\ FRPSRQHQWV PDQXIDFWXUHG VROG QRUPDO FRXUVH EXVLQHVV HYHQW VKDOO OLDEOH LQGLUHFW SXQLWLYH VSHFLDO LQFLGHQWDO FRQVHTXHQWLDO GDPDJHV FRQQHFWLRQ ZLWK DULVLQJ \RXU LQDELOLW\ PDWHULDOV LQFOXGLQJ OLPLWHG ORVV SURILWV GDWD RWKHU HFRQRPLF DGYDQWDJH WKHUH VKDOO QRWZLWKVWDQGLQJ DERYH SURYLVLRQV WLPH DULVH OLDELOLW\ SDUW YLUWXH WKLV DJUHHPHQW DQGRU PDWHULDOV IXUQLVKHG DJUHH WKDW HYHQW ZLOO WRWDO DJJUHJDWH OLDELOLW\ FODLPV ORVVHV GDPDJHV H[FHHG IRUHJRLQJ OLPLWDWLRQ OLDELOLW\ FRPSOHWH H[FOXVLYH VKDOO DSSO\ HYHQ EHHQ DGYLVHG SRVVLELOLW\ FODLPV ORVVHV GDPDJHV H[FHHGLQJ VXFK OLPLW VKDOO DSSO\ UHJDUGOHVV VXFFHVV HIIHFWLYHQHVV RWKHU UHPHGLHV SRVVHVVHG WKLUG SDUWLHV 7KLV OLPLWDWLRQ OLDELOLW\ UHIOHFWV DOORFDWLRQ ULVN EHWZHHQ YLHZ IDFW WKDW FKDUJHG PDWHULDOV WKHLU
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
h(h'h&h%h$h#h"h!h
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
Index
Numerics
10BaseT ethernet, 16770 RS-232 serial ports, 16-bit addressing feature, 8-bit addressing, 8-bit Flash memory, 8-bit Flash memory identification, 2-27 8-segment bit) hexadecimal display,
barrel (P2) ribbon cable (P1) connectors locations, definitions Switch Inputs register, 2-25 Discrete Inputs register, 2-22 Discrete Outputs register, 2-19 Discrete Outputs register, 2-23 Version register, 2-35 block diagram board, board description, features, host connecting xii, layout, power, serial ports, block diagram, BSY, 2-12
ACK, 2-12 address bus, 2-20 addressing 16-bit, 8-bit, AFD, 2-12 Am29F010 Flash memory, 2-27 Am79C961, xiii, 2-13 ASCII display 16-bit addressing, 2-33 8-bit addressing, 2-32 16-bit addressing, 2-15 ASCII-decoded display, hexadecimal, 2-16 LCD, 2-14
CDP, customer development platform, code MACH® device, 2-30, 2-35 configuring LCD, 2-15 serial port DTE,
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
,QGH[
connector, 60-pin, main interface, pinout parallel port, 2-10 serial port, control signals debug header, 2-20 parallel port, 2-12 Customer Development Platform (CDP),
data control signals, 2-20 debug header description, 2-20 signals address bus, 2-20 data control, 2-20 port chip selects interrupts Ethernet interrupts, 2-20 device MACH®, xii, switch description, 2-24 inputs register, xii, 8-bit addressing, 2-32 layout, 2-24 Switch Inputs register 16-bit addressing, 2-25, 2-33 8-bit addressing, 2-25 definitions, 2-25 description, 2-25 DIR, 2-12 Discrete Inputs register 16-bit addressing, 2-22, 2-33 8-bit addressing, 2-22, 2-32 defintions, 2-22 description, 2-22 Discrete Outputs register, 2-19
16-bit addressing, 2-33 8-bit addressing, 2-32 definitions, 2-19 discrete LEDs (green), Discrete Outputs register, 2-23 16-bit addressing, 2-33 8-bit addressing, 2-32 definitions, 2-23 discrete TTL/CMOS outputs, display LCD, 2-14 Divisor Latch register, Divisor Latch register, documentation conventions, order number, support,
E86MONTM, 2-28 eight-segment display hexadecimal, 2-16 ENETIRQ, equations MACH® device, ERR, 2-12 ethernet 10BaseT, controller port, 2-13 Ethernet base address 16-bit addressing, 2-33 8-bit addressing, 2-32 Ethernet interrupt debug header, 2-20 ENETIRQ, EXTFLHCS,
,QGH[
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
features, 10BaseT Ethernet controller port, 16550 RS-232 serial ports, character ASCII decoded display, 8-bit 16-bit addressing, 8-bit Flash memory, 8-segment bit) hexadecimal display, discrete LEDs (green), discrete TTL/CMOS outputs, eight inputs connected switch header, flexible interface, logic analyzer debug headers, interrupt button, interrupt sources, xii, 2-30 jumper block (JP1), MACH® device, xii, 2-30, PC-compatible parallel port, programmable registers, reset button, xii, 2-26 FIFO Control register, figures, list viii Flash memory 8-bit identification, 2-27 description, 2-27 selecting, 2-29 using, 2-28 Flash select jumper diagram, 2-29 FLASHCS, FLASHRD, FLASHWR,
hexadecimal display, 2-16 16-bit addressing, 2-33 8-bit addressing, 2-32 16-bit addressing, 2-17 Hitachi HD44780U data sheet, xiii logic analyzer debug headers, 2-20 logic analyzer header layout, 2-20 HRESET,
address mode description, 2-31 16-bit addressing, 2-33 ASCII display, 2-15, 2-33 Switch Inputs register, 2-33 Discrete Inputs register, 2-33 Discrete Outputs register, 2-33 Discrete Outputs register, 2-33 Ethernet base address, 2-33 hexadecimal display, 2-17, 2-33 interrupt reset, 2-33 parallel port, 2-11, 2-33 serial port, 2-6, 2-33 Version register, 2-33
GND,
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
,QGH[
8-bit addressing, 2-32 ASCII display, 2-15, 2-32 Switch Inputs register, 2-32 Discrete Inputs register, 2-32 Discrete Outputs register, 2-32 Discrete Outputs register, 2-32 Ethernet base address, 2-32 hexadecimal display, 2-17, 2-32 interrupt reset, 2-32 parallel port, 2-11, 2-32 serial port, 2-6, 2-32 Version register, 2-32 2-12 INIT, 2-12 initializing ethernet controller port, 2-13 serial ports, input/output header layout, 2-21 inputs, 2-21 switch, 2-24 switch header, inputs outputs general-purpose, 2-21 interface cable 60-wire, orientation, interface connector signal descriptions, interrupt push button, 2-30 interrupt button feature, Interrupt Enable register, Interrupt Identification register, interrupt reset 16-bit addressing, 2-33 8-bit addressing, 2-32 interrupt sources feature, interrupts debug headers, 2-20
description, 2-30 switch, 2-24 main interface connector, 2-30 serial port, 2-7, UART, IOCHRDY,
JP1, xii, 2-29 jumper block (JP1), jumper block (JP1), 2-29
layout switch, 2-24 logic analyzer header, 2-20 input/output header, 2-21 board, 2-2, layout placement, LCD, configuring, 2-15 description, 2-14 display, 2-14 Hitachi data sheet, xiii layout, LEDs, eight, 2-18 feature, general-purpose, 2-18 layout, pinout, 2-18 Line Control register, 2-7, Line Status register, 2-7,
,QGH[
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
MACH device code, MACH® device description, 2-30 equations, 2-30, feature, main interface connector signals, main interface connector, xiii 60-wire ribbon cable, connecting host board, interrupt source, interrupts, 2-30 pinout, xiii, pinout signals, signal descriptions, signals ENETIRQ, EXTFLHCS, FLASHCS, FLASHRD, FLASHWR, GND, HRESET, IOCHRDY, MAIN_IRQ, PARINT, SEL186, SERINT0, SERINT1, TA1-TA19, TAEN, TD0-TD7, TIPSEL, TIPSEL, TRD, TRESET, TS2, TWR,
VCC, MAIN_IRQ, interrupts, 2-30 Modem Control register, modem status serial port interrupts, Modem Status register,
operating mode serial port, outputs, 2-21 TTL/CMOS,
main interface connector, ribbon cable connector, 1-2, interrupts, 2-30 barrel connector, parallel port 16-bit addressing, 2-33 8-bit addressing, 2-32 connector pinout, 2-10 description, 2-10 feature, 16-bit addressing, 2-11 programming, 2-12 registers Read Control, 2-12 Read Data, 2-12 Read Status, 2-12 Write Control, 2-12 Write Data register, 2-12 PARINT, PC-compatible parallel port, 2-12
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
,QGH[
pinout LEDs, 2-18 main interface connector, parallel port, 2-10 serial port, port chip selects, 2-20 power, power supply, external powering xiii PRINT, 2-12 programmable registers, programming parallel port, 2-12 serial port,
Read Control register, 2-12 Read Data register, 2-12 Read Status register, 2-12 signal bits ACK, 2-12 BSY, 2-12 ERR, 2-12 2-12 PRINT, 2-12 SLCT, 2-12 Receive Buffer register, received data available serial port interrupt, receiver line status serial port interrupts, registers Switch Inputs 16-bit, 2-33 feature, Interrupt Reset 8-Bit, 2-26 parallel port Read Control, 2-12 Read Data, 2-12
Read Status, 2-12 Write Control, 2-12 Write Data, 2-12 serial port, Divisor Latch LSB, Divisor Latch MSB, FIFO Control, Interrupt Enable, Interrupt Identification, Line Control, 2-7, Line Status, Modem Control, Modem Status, Receive Buffer, Scratch Pad, Transmitter Holding, Version 16-bit, 2-33 16-bit addressing, 2-34 8-bit, 2-32 8-bit addressing, 2-34 bits 0-3, 2-35 bits (0-3, 4-7), 2-35 bits 4-7, 2-35 reset button, xii, 2-26 ribbon cable 60-wire, connecting host, connecting main interface connector, connecting host, connecting host board, input/output header, 2-21 orientation,
Scratch register, SD186ED, 2-34 SEL186,
,QGH[
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
serial port 16550 RS-232, 16-bit addressing, 2-33 8-bit addressing, 2-32 configuring DTE, connector pinout, description, 16-bit addressing, initializing, interrupt transmit holding register empty, interrupts, modem status, received data available, receiver line status, main interface connector, operating mode, programming, programming information, registers, Divisor Latch LSB, 2-7, Divisor Latch MSB, 2-7, FIFO Control, Interrupt Enable, Interrupt Identification, Line Control, Line Status, 2-7, Modem Control, Modem Status, Receive Buffer, Scratch Pad, Transmit Holding, Transmitter Holding, UART operation, SERINT0, SERINT1, signal descriptions main interface connector, SLCT, 2-12 SLIN, 2-12 STR, 2-12
suggested reference material, xiii support third-party, switch interrupts, 2-30 switch, address mode, 2-31 system features components,
TA1-TA19, tables, list TAEN, TD0-TD7, technical support, Texas Instruments TL16C552 parallel port, 2-10 serial port, serial port registers, specification, xiii timing description, 2-34 TIPSEL, 1-5, TL16C552, Texas Instruments TL16C552, xiii TL16C552, Texas Instruments specification, 2-5, 2-10 Transmit Holding register, 2-7, transmit holding register empty serial port interrupt, TRD, TRESET, TS2, TWR,
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO
,QGH[
UART interrupts, also serial port, UART operation,
main interface connector signal, power, Version register 16-bit addressing, 2-33 8-bit addressing, 2-32 definitions, 2-35 description, 2-34 MACH device code version, 2-35 board revision, 2-35
Write Control register, 2-12 control line states AFD, 2-12 DIR, 2-12 2-12 INIT, 2-12 SLIN, 2-12 STR, 2-12 Write Data register, 2-12 support, www.amd.com home page, xiii, technical support,
,QGH[
7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO

1ERYEP Order #22505A 7HVW ,QWHUIDFH 3RUW %RDUG 0DQXDO H

Top Searches for this datasheet

Other recent searches