SMPTE-259M/DVB-ASI Descrambler/Framer-Controller Fully compatible

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

SMPTE-259M/DVB-ASI Descrambler/Framer-Controller Fully compatible

Datasheet Thumbnail

Top Searches for this datasheet

CY7C9335A
SMPTE-259M/DVB-ASI Descrambler/Framer-Controller
Fully compatible with SMPTE-259M Fully compatible with DVB-ASI Operates from single supply 100-pin TQFP package Decodes 10-bit parallel digital streams characters/sec (270 Mbits/sec serial) Operates with CY7B9334 SMPTE HOTLink deserializer/receiver descrambler NRZI-to-NRZ decoder bypassed data output inputs CY7C9335A designed directly mated CY7B9334 HOTLink receiver, which converts SMPTE-259M compatible high-speed serial data stream into 10-bit parallel characters. This device performs both (sync) detection framing, data descrambling with SMPTE-259M X9+X4+1 algorithm, NRZI-to-NRZ decoding. These functions operate character rate. those systems operating with non-SMPTE-259M compliant video streams diagnostic purposes), descrambler NRZI decoding functions disabled. DVB-ASI Operation CY7C9335A also contains necessary multiplexers, control inputs outputs, control DVB-ASI-compliant video stream. DVB-ASI operation enabled through activation single input signal. This allows single serial-to-parallel input port support both SMPTE data streams under software hardware control. DVB-ASI mode CY7C9335A automatically enables both 8B/10B decoder multibyte framer present CY7B9334 receiver/deserializer. error detection, fill, command codes detected output CY7C9335A. CY7C9335A operates from single supply. available 100-pin TQFP space saving package.
Functional Description
SMPTE-259M Operation CY7C9335A CMOS integrated circuit designed decode SMPTE-125M bit-parallel digital characters other data formats) using SMPTE-259M decoding rules. Following decoding, characters framed locating 30-bit pattern parallel character stream. framed characters then output.
Logic Block Diagram
D9(RVS)
BARREL SHIFTER
DETECTOR/FRAMER
NRZI-TO-NRZ DECODER
SMPTE DESCRAMBLER
MODE MULTIPLEXOR OUTPUT REGISTER
PD9(SVS) PD(SC/D) H_SYNC SYNC_ERR
INPUT REGISTER
D0(SC/D)
SYNC_EN BYPASS DVB_EN
OFFSET
Cypress Semiconductor Corporation Document 38-02083 Rev.
3901 North First Street
Jose, 95134 408-943-2600 Revised October 2003
CY7C9335A
Configuration
TQFP View
D9(RVS) D0(SC/D)
BYPASS SYNC_EN DVB_EN
SYNC_ERR H_SYNC
Descriptions CY7C9335A SMPTE-259M Decoder
Name BYPASS Input Description Bypass SMPTE decoding. BYPASS ignored DVB_EN active (LOW). BYPASS HIGH rising edge (and DVB_EN HIGH), data latched into input register routed around both NRZI decoder SMPTE descrambler presented output register. BYPASS rising edge clock (and DVB_EN HIGH), data present input register routed through NRZI decoder SMPTE scrambler. Reframe. This output inverted DVB-EN signal. CY7B9334 Port Select. When DVB-ASI mode, this output will alternately select either INA± INB± receiver port based errors detected data stream. This allows CY7C9335A operate with normal inverted DVB-ASI data streams would commonly found DVB-ASI streams routed through SMPTE switches). This requires CY7B9334 INA± INB± inputs connected same signal, with INB± connected invert signal. Horizontal Sync. This output toggles once every time that field recognized. changes state clock cycle prior first character field (3FF 10-bit hex) appearing PD0-9 outputs. This output also toggles indicate detection sequence, even when characters different offset from present offset SYNC_EN active (HIGH). This toggling action disabled when DVB_EN active (LOW).
Output Output
H_SYNC
Output
Document 38-02083 Rev.
PD9(RVS) (SC/D)
Page
CY7C9335A
Descriptions CY7C9335A SMPTE-259M Decoder (continued)
Name SYNC_EN Input Description Sync Filtering Enabled. This input controls operation SMPTE framer. When this signal active (HIGH) sequence detected, 10-bit character boundary different from previously received TRS, H_SYNC output toggled, character offset updated. immediately following also different offset, H_SYNC output again toggled character offset updated match that detected sequence. When this signal inactive (LOW), framer will update character offset toggle H_SYNC every detected sequence. Sync Error. This output pulses HIGH clock period when sequence detected that offset from previous 10-bit character offset. This pulse starts same time H_SYNC signal toggles, only occurs when SYNC_EN active (HIGH) character offset updated. Parallel Data Received Violation Symbol. This framed output data bus. latched output register rising edge CKR. When DVB_EN active (LOW), this output indicates that character present PD8-0 identifies type error detected character stream. When DVB_EN disabled (HIGH), character output register bits PD9-0 descrambled framed character SMPTE data stream. Parallel Data through signals present PD8-1 outputs latched output register rising edge CKR. When DVB_EN disabled (HIGH), these signals middle eight bits descrambled framed SMPTE 10-bit data character. When DVB_EN active (LOW), these signals full DVB-ASI data bus. Parallel Data Special Code/Data Select. This output data field. latched output register rising edge CKR. When DVB_EN active (LOW), this output identifies that character present PD8-1 either command (HIGH) data (LOW) character). When DVB_EN inactive (HIGH), this output data descrambled framed SMPTE data character. Input This input register. should connected directly CY7B9334 deserializer output signal RVS(Qj). Input Bits through These signals should connected directly CY7B9334 deserializer output signals Q7-0 respectively. Input This input register. should connected directly CY7B9334 deserializer output signal SC/D(Qa). Mode Enable. This signal sampled rising edge clock. DVB_EN active (LOW), data present D0-9 inputs latched routed PD0-9 outputs. Recovered Clock Read. This clock controls synchronous operations CY7C9335A. operates character rate which equivalent tenth deserialized bit-rate. This clock driven directly output CY7B9334 deserializer. Output Enable. When this signal HIGH outputs driven their normal logic levels. When LOW, outputs placed High-Z state. Power. Ground.
SYNC_ERR Output
PD9(RVS)
Output
PD8-1
Output
PD0(SC/D)
Output
D9(RVS) D8-1 D0(SC/D) DVB_EN
Input Input Input Input Input
Input
Document 38-02083 Rev.
Page
CY7C9335A
CY7C9335A Description
Input Register input register clocked rising edge CKR. This register captures data present D0-9 inputs every clock cycle. addition data inputs, control inputs except also captured each rising edge CKR. This includes BYPASS, DVB_EN, SYNC_EN. NRZI-to-NRZ Decoder data input register routed through NRZI-to-NRZ decoder prior being SMPTE descrambler. This removes extra transitions added data stream NRZI encoder transmit interface. SMPTE Descrambler Once data been converted back NRZ, then routed through linear feed-forward descrambler. decodes data present decode register using polynomial remove extra transitions added data stream transmit interface. Framer Framer used detect 30-bit sequences (3FF, 000, 10-bit hex) character stream. Anytime this sequence detected, H_SYNC output toggles. This sequence also used frame received characters that characters delivered output register their correct 10-bit boundaries. SYNC_EN disabled (LOW) sequence detected decoded data stream, character offset register match offset sequence, both sequence following characters output their proper 10-bit boundaries. SYNC_EN enabled, sequence detected whose character offset does match that offset register, internal flag offset register updated. next consecutive sequence this flag cleared offset register updated. DVB-ASI Operation CY7C9335A designed operate both SMPTE-259M DVB-ASI environments. When operated SMPTE-only environments, DVB_EN inputs must tied driven HIGH. DVB-ASI operation enabled asserting DVB_EN LOW. This signal latched rising edge clock. When CY7C9335A placed mode, SMPTE NRZI decoders bypassed, data latched into input register routed directly output register. Error Detected Errors detected DVB-ASI data stream indicated being HIGH. specific type error identified remaining Q8-0 bits output register. Command Code Reception DVB-ASI interface does normally transmit command characters other than K28.5 code that used both synchronization fill character when data being transmitted. These K28.5 characters normally received C5.0 characters. other command characters also transmitted, these characters identified being HIGH, bits present Q8-1. Invert Controller DVB-ASI data streams 8B/10B encoded characters. these characters routed through SMPTE switches repeaters, signals inverted causing them decode into incorrect illegal characters. CY7C9335A contains state machine that, conjunction with CY7B9334 SMPTE HOTLink receiver, allows inverted DVB-ASI data streams decoded into their correct characters. This state machine only enabled when mode. monitors data stream errors, inverts data stream CY7B9334 exceeds preset statistical error rate. this operate output CY7C9335A needs connected input CY7B9334 SMPTE HOTLink receiver (through appropriate resistive divider). CY7C9335A used DVB-ASI operation, output left open.
Document 38-02083 Rev.
Page
CY7C9335A
Maximum Ratings[1]
(Above which useful life impaired. user guidelines, tested.) Storage Temperature -40°C +125°C Supply Voltage Ground Potential .-0.5V +7.0V Voltage Applied Outputs High-Z State .-0.5V +7.0V Output Current Into Outputs.16 Input Voltage -0.5V +7.0V Static Discharge Voltage 2001 (per MIL-STD-883, Method 3015) Latch-up Current
Operating Range
Range Commercial Ambient Temperature +70°C
Electrical Characteristics Over Operating Range
Parameter Description Output HIGH Voltage Output Voltage Input HIGH Voltage Input Voltage Input Load Current Output Leakage Current Output Short Circuit Current
[3,4]
Test Conditions -3.2 Min. 16.0 Note Note VCC, Output Disabled Max., VOUT 0.5V
Min.
Max.
Unit
-0.5
-160
Capacitance[4]
Parameter COUT CCLK Description Input Capacitance Output Capacitance Clock Signal Capacitance Test Conditions MHz, 5.0V Max. Unit
Test Loads Waveforms
OUTPUT INCLUDING SCOPE OUTPUT INCLUDING SCOPE 5.0V INPUT PULSES
Equivalent EQUIVALENT OUTPUT 2.08V
Notes: Single Power Supply: voltage input cannot exceed power during power-up. These absolute values with respect device ground. overshoots with respect system tester noise included. more than output should tested time. Duration short circuit should exceed second. VOUT 0.5V been chosen avoid test problems caused tester ground degradation. Tested initially after design process changes that effect these parameters.
Document 38-02083 Rev.
Page
CY7C9335A
Switching Characteristics Over Operating Range
Parameter tCPRH tCPRL tCKR Description Input Output (DVB_EN only) Input Data Set-up Time Input Data Hold Time Pulse Width HIGH Pulse Width Read Clock Cycle[6] Output Access Time from Output Hold Time from Input Output Enable Input Output Disable 14.5 14.5 62.5 Min. Max. Unit
Switching Waveform
tCKR
D0-9, DVB_EN, BYPASS, SYNC_EN,
tCPRL tCPRH
PD0-9, SYNC_ER H_SYNC,
DVB_EN
Ordering Information
Ordering Code CY7C9335A Package Name A100 Package Type 100-pin Thin Quad Flat Pack Operating Range Commercial
Notes: parameters with outputs switching. clock period extended single clock cycle when framing occurs DVB-ASI mode. Test load used this parameter. Test load used other parameters.
Document 38-02083 Rev.
Page
CY7C9335A
Package Diagram
51-85048-B
product company names mentioned this document trademarks their respective holders.
Document 38-02083 Rev.
Page
Cypress Semiconductor Corporation, 2003. information contained herein subject change without notice. Cypress Semiconductor Corporation assumes responsibility circuitry other than circuitry embodied Cypress Semiconductor product. does convey imply license under patent other rights. Cypress Semiconductor does authorize products critical components life-support systems where malfunction failure reasonably expected result significant injury user. inclusion Cypress Semiconductor products life-support systems application implies that manufacturer assumes risk such doing indemnifies Cypress Semiconductor against charges.
CY7C9335A
Document History Page
Document Title: CY7C9335A SMPTE-259M/DVB-ASI Descrambler/Framer-Controller Document Number: 38-02083 REV. 129112 Issue Date 12/09/03 Orig. Change Description Change Pin-to-pin compatible with CY7C9335
Document 38-02083 Rev.
Page

SMPTE-259M/DVB-ASI Descrambler/Framer-Controller Fully compatible

Top Searches for this datasheet

Other recent searches