Mbit (512Kb Uniform Block) Supply Firmware Flash Memory SUPPLY VO
|
|
|
Top Searches for this datasheet
M50FW040
Mbit (512Kb Uniform Block) Supply Firmware Flash Memory
SUPPLY VOLTAGE 3.6V Program, Erase Read Operations Fast Erase (optional) INTERFACES Firmware (FWH) Interface embedded operation with Chipsets. Address/Address Multiplexed (A/A Mux) Interface programming equipment compatibility. FIRMWARE (FWH) HARDWARE INTERFACE MODE Signal Communication Interface supporting Read Write Operations Hardware Write Protect Pins Block Protection Register Based Read Write Protection Additional General Purpose Inputs platform design flexibility Synchronized with 33MHz clock PROGRAMMING TIME: 10µs typical UNIFORM Kbyte MEMORY BLOCKS PROGRAM/ERASE CONTROLLER Embedded Byte Program Block Erase algorithms Status Register Bits PROGRAM ERASE SUSPEND Read other Blocks during Program/Erase Suspend Program other Blocks during Erase Suspend BIOS APPLICATIONS ELECTRONIC SIGNATURE Manufacturer Code: Device Code:
Figure Packages
PLCC32
TSOP32 (NB) 14mm
TSOP40 20mm
November 2004
1/41
M50FW040
TABLE CONTENTS
FEATURES SUMMARY Figure Packages SUMMARY DESCRIPTION Figure Table Figure Table Figure Figure Figure Logic Diagram (FWH Interface) Signal Names (FWH Interface) Logic Diagram (A/A Interface). Signal Names (A/A Interface) PLCC Connections TSOP32 Connections TSOP40 Connections
SIGNAL DESCRIPTIONS Firmware (FWH) Signal Descriptions Input/Output Communications (FWH0-FWH3). Input Communication Frame (FWH4). Identification Inputs (ID0-ID3). General Purpose Inputs (FGPI0-FGPI4). Interface Configuration (IC). Interface Reset (RP). Reset (INIT). Clock (CLK). Block Lock (TBL). Write Protect (WP). Reserved Future (RFU). Address/Address Multiplexed (A/A Mux) Signal Descriptions Address Inputs (A0-A10). Data Inputs/Outputs (DQ0-DQ7). Output Enable (G). Write Enable (W). Row/Column Address Select (RC). Ready/Busy Output (RB). Supply Signal Descriptions Supply Voltage. Optional Supply Voltage. Ground. Table Block Addresses OPERATIONS. Firmware (FWH) Operations Read. Write. Abort.
2/41
M50FW040
Standby. Reset. Block Protection. Address/Address Multiplexed (A/A Mux) Operations. Read. Write. Output Disable. Reset. Table Read Field Definitions Figure Read Waveforms. Table Write Field Definitions Figure Write Waveforms. COMMAND INTERFACE Read Memory Array Command Read Status Register Command Read Electronic Signature Command Program Command Erase Command Clear Status Register Command Program/Erase Suspend Command Program/Erase Resume Command Table Read Electronic Signature Table Commands STATUS REGISTER Program/Erase Controller Status (Bit Erase Suspend Status (Bit Erase Status (Bit Program Status (Bit Status (Bit Program Suspend Status (Bit Block Protection Status (Bit Reserved (Bit Table Status Register Bits FIRMWARE (FWH) INTERFACE CONFIGURATION REGISTERS Lock Registers Write Lock Read Lock Lock Down. Firmware (FWH) General Purpose Input Register Manufacturer Code Register Device Code Register Firmware (FWH) General Purpose Input Register Manufacturer Code Register
3/41
M50FW040
Device Code Register Table Firmware Register Configuration Table Lock Register Definitions Table General Purpose Inputs Register Definition PROGRAM ERASE TIMES Table Program Erase Times. MAXIMUM RATING. Table Absolute Maximum Ratings PARAMETERS. Table Operating Conditions Table Interface Measurement Conditions. Table Interface Measurement Conditions Figure Interface Testing Input Output Waveforms. Figure 10.A/A Interface Testing Input Output Waveform Table Impedance Table Characteristics. Figure 11.FWH Interface Clock Waveform Table Interface Clock Characteristics. Figure 12.FWH Interface Signal Timing Waveforms Table Interface Signal Timing Characteristics Figure 13.Reset Waveforms Table Reset Characteristics. Figure 14.A/A Interface Read Waveforms Table Interface Read Characteristics Figure 15.A/A Interface Write Waveforms Table Interface Write Characteristics PACKAGE MECHANICAL Figure 16.PLCC32 Rectangular Plastic Leaded Chip Carrier, Package Outline Table PLCC32 Rectangular Plastic Leaded Chip Carrier, Package Mechanical Data Figure 17.TSOP32 lead Plastic Thin Small Outline, 8x14 Package Outline Table TSOP32 lead Plastic Thin Small Outline, 8x14 Package Mechanical Data. Figure 18.TSOP40 lead Plastic Thin Small Outline, 10x20 Package Outline Table TSOP40 lead Plastic Thin Small Outline, 10x20 Package Mechanical Data. PART NUMBERING Table Ordering Information Scheme FLOWCHARTS PSEUDO CODES. Figure 19.Program Flowchart Pseudo Code Figure 20.Program Suspend Resume Flowchart Pseudo Code Figure 21.Erase Flowchart Pseudo Code.
4/41
M50FW040
Figure 22.Erase Suspend Resume Flowchart Pseudo Code REVISION HISTORY Table Document Revision History
5/41
M50FW040
SUMMARY DESCRIPTION
M50FW040 Mbit (512Kb non-volatile memory that read, erased reprogrammed. These operations performed using single voltage (3.0 3.6V) supply. fast erasing production lines optional power supply used reduce erasing time. memory divided into blocks that erased independently possible preserve valid data while data erased. Blocks protected individually prevent accidental Program Erase commands from modifying memory. Program Erase commands written Command Interface memory. on-chip Program/Erase Controller simplifies process programming erasing memory taking care special operations that required update memory contents. program erase operation detected error conditions identified. command required control memory consistent with JEDEC standards. different interfaces supported memory. primary interface, Firmware FWH) Interface, uses Intel's proprietary protocol. This been designed remove need current Chipsets; M50FW040 acts BIOS Count these Chipsets. secondary interface, Address/Address Multiplexed Mux) Interface, designed compatible with current Flash Programmers production line programming prior fitting Motherboard. memory offered TSOP32 14mm), TSOP40 20mm) PLCC32 packages supplied with bits erased (set '1').
Figure Logic Diagram (FWH Interface)
ID0-ID3 FGPI0FGPI4 FWH4 M50FW040 FWH0FWH3
Table Signal Names (FWH Interface)
FWH0-FWH3 FWH4 ID0-ID3 FGPI0-FGPI4 INIT Input/Output Communications Input Communication Frame Identification Inputs General Purpose Inputs Interface Configuration Interface Reset Reset Clock Block Lock Write Protect Reserved Future Use. Leave disconnected Supply Voltage Optional Supply Voltage Fast Erase Operations Ground Connected Internally
INIT
AI03623
6/41
M50FW040
Figure Logic Diagram (A/A Interface) Table Signal Names (A/A Interface)
A0-A10 Interface Configuration Address Inputs Data Inputs/Outputs Output Enable Write Enable Row/Column Address Select Ready/Busy Output Interface Reset Supply Voltage Optional Supply Voltage Fast Program Erase Operations Ground Connected Internally
A0-A10 DQ0-DQ7
DQ0-DQ7
M50FW040
AI10719
Figure PLCC Connections
FGPI2 FGPI3 FGPI4 FGPI1 FGPI0 FWH0 (VIL) INIT FWH4 (VIH) M50FW040 FWH1 FWH2 FWH3
AI03616
Note: Pins internally connected.
7/41
M50FW040
Figure TSOP32 Connections
(VIH)
GPI4 GPI3 GPI2 GPI1 GPI0
INIT FWH4/LFRAME FWH3/LAD3 FWH2/LAD2 FWH1/LAD1 FWH0/LAD0 ID3/RFU
M50FW040
AI10718
available interface TSOP32 package.
Figure TSOP40 Connections
(VIH)
(VIL) FGPI4 FGPI3 FGPI2 FGPI1 FGPI0
M50FW040
FWH4 INIT FWH3 FWH2 FWH1 FWH0
AI03617
8/41
M50FW040
SIGNAL DESCRIPTIONS
There different interfaces available this part. active interface selected before power-up during Reset using Interface Configuration Pin, signals each interface discussed Firmware (FWH) Signal Descriptions section Address/Address Multiplexed (A/A Mux) Signal Descriptions section below. supply signals discussed Supply Signal Descriptions section below. Firmware (FWH) Signal Descriptions Firmware (FWH) Interface Figure Logic Diagram (FWH Interface), Table Signal Names (FWH Interface). Input/Output Communications (FWH0-FWH3). Input Output Communication with memory take place these pins. Addresses Data Read Write operations encoded these pins. Input Communication Frame (FWH4). Input Communication Frame (FWH4) signals start operation. When Input Communication Frame Low, VIL, rising edge Clock operation initiated. Input Communication Frame Low, VIL, during operation then operation aborted. When Input Communication Frame High, VIH, current operation proceeding idle. Identification Inputs (ID0-ID3). Identification Inputs select address that memory responds memories addressed bus. address left floating driven Low, VIL; internal pulldown resistor included with value RIL. address must driven High, VIH; there will leakage current ILI2 through each when pulled VIH; Table convention boot memory must have address `0000' additional memories take sequential addresses starting from `0001'. General Purpose Inputs (FGPI0-FGPI4). General Purpose Inputs used digital inputs read. General Purpose Inputs Register holds values these pins. pins must have stable data from before start cycle that reads General Purpose Input Register until after cycle complete. These pins must left float, they should driven Low, VIL, High, VIH. Interface Configuration (IC). Interface Configuration input selects whether Firmware (FWH) Address/Address Multiplexed (A/A Mux) Interface used. chosen interface must selected before power-up during Reset and, thereafter, cannot changed. state Interface Configuration, should changed during operation. select Firmware (FWH) Interface Interface Configuration should left float driven Low, VIL; select Address/Address Multiplexed (A/A Mux) Interface should driven High, VIH. internal pull-down resistor included with value RIL; there will leakage current ILI2 through each when pulled VIH; Table Interface Reset (RP). Interface Reset (RP) input used reset memory. When Interface Reset (RP) Low, VIL, memory Reset mode: outputs high impedance current consumption minimized. When High, VIH, memory normal operation. After exiting Reset mode, memory enters Read mode. Reset (INIT). Reset, INIT, used Reset memory when reset. behaves identically Interface Reset, internal Reset line logical (electrical AND) INIT. Clock (CLK). Clock, CLK, input used clock signals Input/Output Communication Pins, FWH0-FWH3. Clock conforms specification. Block Lock (TBL). Block Lock input used prevent Block (Block from being changed. When Block Lock, TBL, Low, VIL, Program Erase operations Block have effect, regardless state Lock Register. When Block Lock, TBL, High, VIH, protection Block determined Lock Register. state Block Lock, TBL, does affect protection Main Blocks (Blocks Block Lock, TBL, must prior Program Erase operation initiated must changed until operation completes unpredictable results occur. Care should taken avoid unpredictable behavior changing during Program Erase Suspend. Write Protect (WP). Write Protect input used prevent Main Blocks (Blocks from being changed. When Write Protect, Low, VIL, Program Erase operations Main Blocks have effect, regardless state Lock Register. When Write Protect, High, VIH, protection Block determined Lock Register. state Write Protect, does affect protection Block (Block Write Protect, must prior Program Erase operation initiated must changed until operation completes unpre9/41
M50FW040
dictable results occur. Care should taken avoid unpredictable behavior changing during Program Erase Suspend. Reserved Future (RFU). These pins have assigned functions this revision part. They must left disconnected. Address/Address Multiplexed (A/A Mux) Signal Descriptions Address/Address Multiplexed (A/A Mux) Interface Figure Logic Diagram (FWH Interface), Table Signal Names (FWH Interface). Address Inputs (A0-A10). Address Inputs used Address bits (A0-A10) Column Address bits (A11-A18). They latched during operation Row/Column Address Select input, Data Inputs/Outputs (DQ0-DQ7). Data Inputs/Outputs hold data that written read from memory. They output data stored selected address during Read operation. During Write operations they represent commands sent Command Interface internal state machine. Data Inputs/Outputs, DQ0-DQ7, latched during Write operation. Output Enable (G). Output Enable, controls Read operation memory. Write Enable (W). Write Enable, controls Write operation memory's Command Interface. Row/Column Address Select (RC). Row/ Column Address Select input selects whether Address Inputs should latched into Address bits (A0-A10) Column Address bits (A11-A18). Address bits latched falling edge whereas Column Address bits latched rising edge. Ready/Busy Output (RB). Ready/Busy gives status memory's Program/Erase Controller. When Ready/Busy Low, VOL, memory busy with Program Erase operation will accept additional Program Erase command except Program/Erase Suspend command. When Ready/Busy High, VOH, memory ready Read, Program Erase operation. Supply Signal Descriptions Supply Signals same both interfaces. Supply Voltage. Supply Voltage supplies power operations (Read, Program, Erase etc.). Command Interface disabled when Supply Voltage less than Lockout Voltage, VLKO. This prevents Write operations from accidentally damaging data during power power down power surges. Program/ Erase Controller programming erasing during this time then operation aborts memory contents being altered will invalid. After becomes valid Command Interface reset Read mode. 0.1µF capacitor should connected between Supply Voltage pins Ground decouple current surges from power supply. Both Supply Voltage pins must connected power supply. track widths must sufficient carry currents required during program erase operations. Optional Supply Voltage. Optional Supply Voltage used select Fast Erase option memory protect memory. When VPPLK Program Erase operations cannot performed error reported Status Register attempt change memory contents made. When Program Erase operations take place normal. When VPPH Fast Erase operations used. other voltage input will result undefined behavior should used. should VPPH more than hours during life memory. Ground. reference voltage measurements. Table Block Addresses
Size (Kbytes) Address Range 70000h-7FFFFh 60000h-6FFFFh 50000h-5FFFFh 40000h-4FFFFh 30000h-3FFFFh 20000h-2FFFFh 10000h-1FFFFh 00000h-0FFFFh Block Number Block Type Block Main Block Main Block Main Block Main Block Main Block Main Block Main Block
10/41
M50FW040
OPERATIONS
interfaces have similar operations signals timings completely different. Firmware (FWH) Interface usual interface functionality part available through this interface. Only subset functions available through Address/Address Multiplexed (A/A Mux) Interface. Follow section Firmware (FWH) Operations below section Address/Address Multiplexed (A/A Mux) Operations below description operations each interface. Firmware (FWH) Operations Firmware (FWH) Interface consists four data signals (FWH0-FWH3), control line (FWH4) clock (CLK). addition protection against accidental malicious data corruption achieved using further signals (TBL WP). Finally reset signals INIT) available memory into known state. data signals, control signal clock designed compatible with electrical specifications. interface operates with clock speeds 33MHz. following operations performed using appropriate cycles: Read, Write, Standby, Reset Block Protection. Read. Read operations read from memory cells, specific registers Command Interface Firmware Registers. valid Read operation starts when Input Communication Frame, FWH4, Low, VIL, Clock rises correct Start cycle FWH0-FWH3. following clock cycles Host will send Memory Select, Address other control bits FWH0-FWH3. memory responds outputting Sync data until wait-states have elapsed followed Data0-Data3 Data4-Data7. Refer Table Read Field Definitions, Figure Read Waveforms, description Field definitions each clock cycle transfer. Table 20., Interface Signal Timing Characteristics, Figure 12., Interface Signal Timing Waveforms, details timings signals. Write. Write operations write Command Interface Firmware Registers. valid Write operation starts when Input Communication Frame, FWH4, Low, VIL, Clock rises correct Start cycle FWH0FWH3. following Clock cycles Host will send Memory Select, Address, other control bits, Data0-Data3 Data4-Data7 FWH0FWH3. memory outputs Sync data until wait-states have elapsed. Refer Table Write Field Definitions, Figure Write Waveforms, description Field definitions each clock cycle transfer. Table 20., Interface Signal Timing Characteristics, Figure 12., Interface Signal Timing Waveforms, details timings signals. Abort. Abort operation used immediately abort current operation. Abort occurs when FWH4 driven Low, VIL, during operation; memory will tri-state Input/Output Communication pins, FWH0FWH3. Note that, during Write operation, Command Interface starts executing command soon data fully received; Abort during final cycles guaranteed abort command; bus, however, will released immediately. Standby. When FWH4 High, VIH, memory into Standby mode where FWH0-FWH3 into high-impedance state Supply Current reduced Standby level, ICC1. Reset. During Reset mode internal circuits switched off, memory deselected outputs high-impedance. memory Reset mode when Interface Reset, Reset, INIT, Low, VIL. INIT must held Low, VIL, tPLPH. memory resets Read mode upon return from Reset mode Lock Registers return their default states regardless their state before Reset, Table INIT goes Low, VIL, during Program Erase operation, operation aborted memory cells affected longer contain valid data; memory take tPLRH abort Program Erase operation. Block Protection. Block Protection forced using signals Block Lock, TBL, Write Protect, regardless state Lock Registers. Address/Address Multiplexed (A/A Mux) Operations Address/Address Multiplexed (A/A Mux) Interface more traditional style interface. signals consist multiplexed address signals (A0A10), data signals, (DQ0-DQ7) three control signals (RC, additional signal, used reset memory. Address/Address Multiplexed (A/A Mux) Interface included Flash Programming equipment faster factory programming. Only
11/41
M50FW040
subset features available Firmware (FWH) Interface available; these include Commands exclude Security features other registers. following operations performed using appropriate cycles: Read, Write, Output Disable Reset. When Address/Address Multiplexed (A/A Mux) Interface selected blocks unprotected. possible protect blocks through this interface. Read. Read operations used output contents Memory Array, Electronic Signature Status Register. valid Read operation begins latching Address Column Address signals into memory using Address Inputs, A0-A10, Row/Column Address Select Then Write Enable Interface Reset (RP) must High, VIH, Output Enable, Low, VIL, order perform Read operation. Data Inputs/ Outputs will output value, Figure 14., Interface Read Waveforms, Table 22., Interface Read Characteristics, details when output becomes valid. Table Read Field Definitions
Clock Cycle Number Clock Cycle Count Field FWH0- Memory FWH3 1101b Description rising edge with FWH4 Low, contents FWH0FWH3 indicate start Read cycle. Indicates which Flash Memory selected. value FWH0FWH3 compared IDSEL strapping Flash Memory pins select which Flash Memory being addressed. 28-bit address phase transferred starting with most significant nibble first. Always 0000b (only single byte transfers supported). host drives FWH0-FWH3 1111b indicate turnaround cycle. Flash Memory takes control FWH0-FWH3 during this cycle. Flash Memory drives FWH0-FWH3 0101b (short waitsync) clock cycles, indicating that data available. wait-states always included. Flash Memory drives FWH0-FWH3 0000b, indicating that data will available during next clock cycle. Data transfer cycles, starting with least significant nibble. Flash Memory drives FWH0-FWH3 1111b indicate turnaround cycle. Flash Memory floats outputs, host takes control FWH0-FWH3.
Write. Write operations write Command Interface. valid Write operation begins latching Address Column Address signals into memory using Address Inputs, A0-A10, Row/Column Address Select data should Data Inputs/Outputs; Output Enable, Interface Reset, must High, Write Enable, must Low, VIL. Data Inputs/ Outputs latched rising edge Write Enable, Figure 15., Interface Write Waveforms, Table 23., Interface Write Characteristics, details timing requirements. Output Disable. data outputs high-impedance when Output Enable, VIH. Reset. During Reset mode internal circuits switched off, memory deselected outputs high-impedance. memory Reset mode when Low, VIL. must held Low, tPLPH. goes Low, VIL, during Program Erase operation, operation aborted memory cells affected longer contain valid data; memory take tPLRH abort Program Erase operation.
START
IDSEL
XXXX
ADDR MSIZE
XXXX 0000b 1111b 1111b (float) 0101b
13-14
WSYNC
16-17
RSYNC DATA
0000b XXXX 1111b 1111b (float)
12/41
M50FW040
Figure Read Waveforms
FWH4
FWH0-FWH3 Number clock cycles
START
IDSEL
ADDR
MSIZE
SYNC
DATA
AI03437
Table Write Field Definitions
Clock Cycle Number Clock Cycle Count Field FWH0FWH3 1110b Memory Description rising edge with FWH4 Low, contents FWH0-FWH3 indicate start Write Cycle. Indicates which Flash Memory selected. value FWH0-FWH3 compared IDSEL strapping Flash Memory pins select which Flash Memory being addressed. 28-bit address phase transferred starting with most significant nibble first. Always 0000b (single byte transfer). Data transfer cycles, starting with least significant nibble. host drives FWH0-FWH3 1111b indicate turnaround cycle. Flash Memory takes control FWH0-FWH3 during this cycle. Flash Memory drives FWH0-FWH3 0000b, indicating received data command. Flash Memory drives FWH0-FWH3 1111b, indicating turnaround cycle. Flash Memory floats outputs host takes control FWH0-FWH3.
START
IDSEL
XXXX
11-12
ADDR MSIZE DATA SYNC
XXXX 0000b XXXX 1111b 1111b (float) 0000b 1111b 1111b (float)
Figure Write Waveforms
FWH4
FWH0-FWH3 Number clock cycles
START
IDSEL
ADDR
MSIZE
DATA
SYNC
AI03441
13/41
M50FW040
COMMAND INTERFACE
Write operations memory interpreted Command Interface. Commands consist more sequential Write operations. After power-up Reset operation memory enters Read mode. commands summarized Table Commands. Refer Table conjunction with text descriptions below. Read Memory Array Command. Read Memory Array command returns memory Read mode where behaves like EPROM. Write cycle required issue Read Memory Array command return memory Read mode. Once command issued memory remains Read mode until another command issued. From Read mode Read operations will access memory array. While Program/Erase Controller executing Program Erase operation memory will accept Read Memory Array command until operation completes. Read Status Register Command. Read Status Register command used read Status Register. Write cycle required issue Read Status Register command. Once command issued subsequent Read operations read Status Register until another command issued. section Status Register details definitions Status Register bits. Read Electronic Signature Command. Read Electronic Signature command used read Manufacturer Code Device Code. Write cycle required issue Read Electronic Signature command. Once command issued subsequent Read operations read Manufacturer Code Device Code until another command issued. After Read Electronic Signature Command issued Manufacturer Code Device Code read using Read operations using addresses Table Program Command. Program command used program value address memory array time. Write operations required issue command; second Write cycle latches address data internal state machine starts Program/Erase Controller. Once command issued subsequent Read operations read Status Register. section Status Register details definitions Status Register bits. address falls protected block then Program operation will abort, data memory array will changed Status Register will output error. During Program operation memory will only accept Read Status Register command Program/Erase Suspend command. other commands will ignored. Typical Program times given Table Note that Program command cannot change back attempting will cause modification value. Erase command must used bits block `1'. Figure 19., Program Flowchart Pseudo Code, suggested flowchart using Program command. Erase Command. Erase command used erase block. Write operations required issue command; second Write cycle latches block address internal state machine starts Program/Erase Controller. Once command issued subsequent Read operations read Status Register. section Status Register details definitions Status Register bits. block protected then Erase operation will abort, data block will changed Status Register will output error. During Erase operation memory will only accept Read Status Register command Program/Erase Suspend command. other commands will ignored. Typical Erase times given Table Erase command sets bits block `1'. previous data block lost. Figure 21., Erase Flowchart Pseudo Code, suggested flowchart using Erase command. Clear Status Register Command. Clear Status Register command used reset bits Status Register `0'. Write required issue Clear Status Register command. Once command issued memory returns previous mode, subsequent Read operations continue output same data. bits Status Register sticky automatically return when Program Erase command issued. error occurs then essential clear error bits Status Register issuing Clear Status Register command before attempting Program Erase command.
14/41
M50FW040
Program/Erase Suspend Command. Program/Erase Suspend command used pause Program Erase operation. Write cycle required issue Program/Erase Suspend command pause Program/Erase Controller. Once command issued necessary poll Program/Erase Controller Status find when Program/Erase Controller paused; other commands will accepted until Program/Erase Controller paused. After Program/Erase Controller paused, memory will continue output Status Register until another command issued. During polling period between issuing Program/Erase Suspend command Program/ Erase Controller pausing possible operation complete. Once Program/Erase Controller Status indicates that Program/Erase Controller longer active, Program Suspend Status Erase Suspend Status used determine operation completed suspended. timing delay between issuing Program/Erase Suspend command Program/Erase Controller pausing Table During Program/Erase Suspend Read Memory Array, Read Status Register, Read Electronic Signature Program/Erase Resume commands will accepted Command Interface. Additionally, suspended operation Erase then Program command will also accepted; only blocks being erased read programmed correctly. Figure 20., Program Suspend Resume Flowchart Pseudo Code, Figure 22., Erase Suspend Resume Flowchart Pseudo Code, suggested flowcharts using Program/Erase Suspend command. Program/Erase Resume Command. Program/Erase Resume command used restart Program/Erase Controller after Program/Erase Suspend operation paused Write cycle required issue Program/Erase Resume command. Once command issued subsequent Read operations read Status Register. Table Read Electronic Signature
Code Manufacturer Code Device Code Address 00000h 00001h Data
15/41
M50FW040
Table Commands
Cycles Write Operations Address Data Address Data Command
Read Memory Array Read Status Register Read Electronic Signature
Program Erase Clear Status Register Program/Erase Suspend Program/Erase Resume Invalid/Reserved
Note: Don't Care, Program Address, Program Data, address Block. Read Memory Array. After Read Memory Array command, read memory normal until another command issued. Read Status Register. After Read Status Register command, read Status Register normal until another command issued. Read Electronic Signature. After Read Electronic Signature command, read Manufacturer Code, Device Code until another command issued. Erase, Program. After these commands read Status Register until command completes another command issued. Clear Status Register. After Clear Status Register command bits Status Register reset `0'. Program/Erase Suspend. After Program/Erase Suspend command been accepted, issue Read Memory Array, Read Status Register, Program (during Erase suspend) Program/Erase resume commands. Program/Erase Resume. After Program/Erase Resume command suspended Program/Erase operation resumes, read Status Register until Program/Erase Controller completes memory returns Read Mode. Invalid/Reserved. Invalid Reserved commands.
16/41
M50FW040
STATUS REGISTER
Status Register provides information current previous Program Erase operation. Different bits Status Register convey different information errors operation. read Status Register Read Status Register command issued. Status Register automatically read after Program, Erase Program/Erase Resume commands issued. Status Register read from address. Status Register bits summarized Status Register Bits. Refer Table conjunction with text descriptions below. Program/Erase Controller Status (Bit Program/Erase Controller Status indicates whether Program/Erase Controller active inactive. When Program/Erase Controller Status `0', Program/Erase Controller active; when `1', Program/Erase Controller inactive. Program/Erase Controller Status immediately after Program/Erase Suspend command issued until Program/Erase Controller pauses. After Program/Erase Controller pauses `1'. During Program Erase operation Program/Erase Controller Status polled find operation. other bits Status Register should tested until Program/Erase Controller completes operation `1'. After Program/Erase Controller completes operation Erase Status, Program Status, Status Block Protection Status bits should tested errors. Erase Suspend Status (Bit Erase Suspend Status indicates that Erase operation been suspended waiting resumed. Erase Suspend Status should only considered valid when Program/Erase Controller Status (Program/Erase Controller inactive); after Program/Erase Suspend command issued memory still complete operation rather than entering Suspend mode. When Erase Suspend Status Program/Erase Controller active completed operation; when Program/Erase Suspend command been issued memory waiting Program/Erase Resume command. When Program/Erase Resume command issued Erase Suspend Status returns `0'. Erase Status (Bit Erase Status used identify memory applied maximum number erase pulses block still failed verify that block erased correctly. Erase Status should read once Program/Erase Controller Status (Program/Erase Controller inactive). When Erase Status memory successfully verified that block erased correctly; when Erase Status Program/Erase Controller applied maximum number pulses block still failed verify that block erased correctly. Once Erase Status only reset Clear Status Register command hardware reset. should reset before Program Erase command issued, otherwise command will appear fail. Program Status (Bit Program Status used identify memory applied maximum number program pulses byte still failed verify that byte programmed correctly. Program Status should read once Program/Erase Controller Status (Program/Erase Controller inactive). When Program Status memory successfully verified that byte programmed correctly; when Program Status Program/Erase Controller applied maximum number pulses byte still failed verify that byte programmed correctly. Once Program Status only reset Clear Status Register command hardware reset. should reset before Program Erase command issued, otherwise command will appear fail. Status (Bit Status used identify invalid voltage during Program Erase operations. only sampled beginning Program Erase operation. Indeterminate results occur becomes invalid during Program Erase operation. When Status voltage sampled valid voltage; when Status voltage that below Lockout Voltage, VPPLK, memory protected; Program Erase operation cannot performed. Once Status only reset Clear Status Register command hardware reset. should reset before Program Erase command issued, otherwise command will appear fail.
17/41
M50FW040
Program Suspend Status (Bit Program Suspend Status indicates that Program operation been suspended waiting resumed. Program Suspend Status should only considered valid when Program/Erase Controller Status (Program/Erase Controller inactive); after Program/Erase Suspend command issued memory still complete operation rather than entering Suspend mode. When Program Suspend Status Program/Erase Controller active completed operation; when Program/ Erase Suspend command been issued memory waiting Program/Erase Resume command. When Program/Erase Resume command issued Program Suspend Status returns `0'. Block Protection Status (Bit Block Protection Status used identify ProTable Status Register Bits
Operation Program active Program suspended Program completed successfully Program failure Error Program failure Block Protection (FWH Interface only) Program failure cell failure Erase active Erase suspended Erase completed successfully Erase failure Error Erase failure Block Protection (FWH Interface only) Erase failure failed cell(s) block
gram Erase operation tried modify contents protected block. When Block Protection Status Program Erase operations have been attempted protected blocks since last Clear Status Register command hardware reset; when Block Protection Status Program Erase operation been attempted protected block. Once Block Protection Status only reset Clear Status Register command hardware reset. should reset before Program Erase command issued, otherwise command will appear fail. Using Interface Block Protection Status always `0'. Reserved (Bit Status Register reserved. value should masked.
X(1) X(1) X(1) X(1) X(1)
Note: Program operations during Erase Suspend `1', otherwise `0'.
18/41
M50FW040
FIRMWARE (FWH) INTERFACE CONFIGURATION REGISTERS
When Firmware Interface selected several additional registers accessed. These registers control protection status Blocks, read General Purpose Input pins identify memory using Electronic Signature codes. Table memory Configuration Registers. Lock Registers Lock Registers control protection status Blocks. Each Block Lock Register. Three bits within each Lock Register control protection each block, Write Lock Bit, Read Lock Lock Down Bit. Lock Registers read written, though care should taken when writing once Lock Down set, `1', further modifications Lock Register cannot made until cleared, `0', reset power-up. Table details definitions Lock Registers. Write Lock. Write Lock determines whether contents Block modified (using Program Erase Command). When Write Lock set, `1', block write protected; operations that attempt change data block will fail Status Register will report error. When Write Lock reset, `0', block write protected through Lock Register modified unless write protected through some other means. When less than VPPLK blocks protected cannot modified, regardless state Write Lock Bit. Block Lock, TBL, Low, VIL, then Block (Block write protected cannot modified. Similarly, Write Protect, Low, VIL, then Main Blocks (Blocks write protected cannot modified. After power-up reset Write Lock always (write protected). Read Lock. Read Lock determines whether contents Block read (from Read mode). When Read Lock set, `1', block read protected; operation that attempts read contents block will read instead. When Read Lock reset, `0', read operations Block return data programmed into block expected. After power-up reset Read Lock always reset (not read protected). Lock Down. Lock Down provides mechanism protecting software data from simple hacking malicious attack. When Lock Down set, `1', further modification Write Lock, Read Lock Lock Down Bits cannot performed. reset power-up required before changes these bits made. When Lock Down reset, `0', Write Lock, Read Lock Lock Down Bits changed. Firmware (FWH) General Purpose Input Register Firmware (FWH) General Purpose Input Register holds state Firmware Interface General Purpose Input pins, FGPI0-FGPI4. When this register read, state these pins returned. This register read-only writing effect. signals Firmware Interface General Purpose Input pins should remain constant throughout whole Read cycle order guarantee that correct data read. Manufacturer Code Register Reading Manufacturer Code Register returns manufacturer code memory. manufacturer code STMicroelectronics 20h. This register read-only writing effect. Device Code Register Reading Device Code Register returns device code memory, 2Ch. This register read-only writing effect. Firmware (FWH) General Purpose Input Register Firmware (FWH) General Purpose Input Register holds state Firmware Interface General Purpose Input pins, FGPI0-FGPI4. When this register read, state these pins returned. This register read-only writing effect. signals Firmware Interface General Purpose Input pins should remain constant throughout whole Read cycle order guarantee that correct data read. Manufacturer Code Register Reading Manufacturer Code Register returns manufacturer code memory. manufacturer code STMicroelectronics 20h. This register read-only writing effect. Device Code Register Reading Device Code Register returns device code memory, 2Ch. This register read-only writing effect.
19/41
M50FW040
Table Firmware Register Configuration
Mnemonic T_BLOCK_LK T_MINUS01_LK T_MINUS02_LK T_MINUS03_LK T_MINUS04_LK T_MINUS05_LK T_MINUS06_LK T_MINUS07_LK FGPI_REG MANUF_REG DEV_REG Register Name Block Lock Register (Block Block [-1] Lock Register (Block Block [-2] Lock Register (Block Block [-3] Lock Register (Block Block [-4] Lock Register (Block Block [-5] Lock Register (Block Block [-6] Lock Register (Block Block [-7] Lock Register (Block Firmware (FWH) General Purpose Input Register Manufacturer Code Register Device Code Register Memory Address FBF0002h FBE0002h FBD0002h FBC0002h FBB0002h FBA0002h FB90002h FB80002h FBC0100h FBC0000h FBC0001h Default Value Access
Table Lock Register Definitions
Read-Lock Write-Lock Name Value Reserved Read operations this Block always return 00h. read operations this Block return Memory Array contents. (Default value). Changes Read-Lock Write-Lock cannot performed. Once written Lock-Down cannot cleared `0'; always reset following Reset (using INIT) after power-up. Read-Lock Write-Lock changed writing values them. (Default value). Program Erase operations this Block will error Status Register. memory contents will changed. (Default value). Program Erase operations this Block executed will modify Block contents. Function
Lock-Down
Note: Applies Block Lock Register (T_BLOCK_LK) Block [-1] Lock Register (T_MINUS01_LK) Block [-7] Lock Register (T_MINUS07_LK).
Table General Purpose Inputs Register Definition
FGPI4 FGPI3 FGPI2 FGPI1 FGPI0 Name Value Reserved Input FGPI4 Input FGPI4 Input FGPI3 Input FGPI3 Input FGPI2 Input FGPI2 Input FGPI1 Input FGPI1 Input FGPI0 Input FGPI0 Function
Note: Applies General Purpose Inputs Register (FGPI-REG).
20/41
M50FW040
PROGRAM ERASE TIMES
Program Erase times shown Table Table Program Erase Times
Parameter Byte Program Block Program Block Erase Program/Erase Suspend Program pause(2) Program/Erase Suspend Block Erase pause(2)
Note: 25°C, 3.3V Sampled only, 100% tested.
Test Condition
0.75
Unit
21/41
M50FW040
MAXIMUM RATING
Stressing device above rating listed Absolute Maximum Ratings table cause permanent damage device. These stress ratings only operation device these other conditions above those indicated Operating sections this specification imTable Absolute Maximum Ratings
Symbol TSTG TLEAD Storage Temperature Lead Temperature during Soldering Input Output Voltage Supply Voltage Program Voltage Parameter Unit
plied. Exposure Absolute Maximum Rating conditions extended periods affect device reliability. Refer also STMicroelectronics SURE Program other relevant quality documents.
note -0.6 -0.6 -0.6
Note: Compliant with JEDEC J-STD-020B (for small body, Sn-Pb assembly), ECOPACK 7191395 specification, European directive Restrictions Hazardous Substances (RoHS) 2002/95/EU. Minimum Voltage undershoot less than 20ns during transitions. Maximum Voltage overshoot less than 20ns during transitions.
22/41
M50FW040
PARAMETERS
This section summarizes operating measurement conditions, characteristics device. parameters characteristics Tables that follow, derived from tests performed under Measurement Table Operating Conditions
Symbol Parameter Ambient Operating Temperature (Device Grade Ambient Operating Temperature (Device Grade Supply Voltage Unit
Conditions summarized Table 14., Table Table Designers should check that operating conditions their circuit match operating conditions when relying quoted parameters.
Table Interface Measurement Conditions
Parameter Load Capacitance (CL) Input Rise Fall Times Input Pulse Voltages Input Output Timing Ref. Voltages Value Unit
Table Interface Measurement Conditions
Parameter Load Capacitance (CL) Input Rise Fall Times Input Pulse Voltages Input Output Timing Ref. Voltages Value Unit
Figure Interface Testing Input Output Waveforms
Input Output Testing Waveform
Output Tri-state Testing Waveform
AI03404
23/41
M50FW040
Figure Interface Testing Input Output Waveform
1.5V
AI01417
Table Impedance
Symbol CIN(1) CCLK(1) LPIN(2) Parameter Input Capacitance Clock Capacitance Recommended Inductance Test Condition Unit
Note: Sampled only, 100% tested. Specification. MHz).
24/41
M50FW040
Table Characteristics
Symbol Parameter Input High Voltage VIH(INIT) VIL(INIT) ILI(2) ILI2 Input Voltage INIT Input High Voltage INIT Input Voltage Input Leakage Current Input Leakage Current Input Pull Resistor Output High Voltage VPP1 VPPH VPPLK(1) VLKO(1) ICC1 Output Voltage Output Leakage Current Voltage Voltage (Fast Erase) Lockout Voltage Lockout Voltage Supply Current (Standby) FWH4 VCC, other inputs 3.6V, f(CLK) 33MHz FWH4 VCC, other inputs 3.6V, f(CLK) 33MHz max, f(CLK) 33MHz IOUT VIH, 6MHz Program/Erase Controller Active 1.8mA VOUT 11.4 0.45 12.6 -100µA 1.5mA -500µA ID0, ID1, ID2, -0.5 1.35 -0.5 -0.5 Interface Test Condition Unit
ICC2
Supply Current (Standby) Supply Current (Any internal operation active) Supply Current (Read) Supply Current (Program/Erase) Supply Current (Read/Standby) Supply Current (Program/Erase active)
ICC3 ICC4 ICC5(1) IPP1(1)
Note: Sampled only, 100% tested. Input leakage currents include High-Z output leakage bi-directional buffers with tri-state outputs.
25/41
M50FW040
Figure Interface Clock Waveform
tCYC tHIGH
AI03403
tLOW
VCC, p-to-p (minimum)
Table Interface Clock Characteristics
Symbol tCYC tHIGH tLOW Parameter Cycle Time(1) High Time Time Slew Rate peak peak V/ns Test Condition Value Unit V/ns
Note: Devices must work with clock frequency between 33MHz. Below 16MHz devices guaranteed design rather than tested. Refer Specification.
26/41
M50FW040
Figure Interface Signal Timing Waveforms
tCHQV tCHQZ tCHQX FWH0-FWH3 VALID OUTPUT DATA FLOAT OUTPUT DATA tCHDX VALID VALID INPUT DATA
AI03405
tDVCH
Table Interface Signal Timing Characteristics
Symbol Symbol tval toff Parameter Test Condition tCHQV tCHQX(1) tCHQZ tAVCH tDVCH tCHAX tCHDX Data Active (Float Active Delay) Inactive (Active Float Delay) Input Set-up Time(2) Input Hold Time(2) Value Unit
Note: timing measurements Active/Float transitions defined when current through equals leakage current specification. Applies inputs except CLK.
27/41
M50FW040
Figure Reset Waveforms
INIT tPLPH FWH4 tPHWL, tPHGL, tPHFL
tPLRH
AI03420
Table Reset Characteristics
Symbol tPLPH tPLRH Parameter INIT Reset Pulse Width Program/Erase Inactive INIT Reset Program/Erase Active INIT Slew Rate(1) tPHFL tPHWL tPHGL INIT High FWH4 High Write Enable Output Enable Rising edge only Interface only Interface only Test Condition Value Unit mV/ns
Note: Chapter Specification.
28/41
M50FW040
Figure Interface Read Waveforms
tAVAV A0-A10 tAVCL tCLAX tCHQV tGLQV tGLQX DQ0-DQ7 tGHQZ tGHQX VALID ADDR VALID COLUMN ADDR VALID tAVCH tCHAX NEXT ADDR VALID
tPHAV
AI03406
Table Interface Read Characteristics
Symbol tAVAV tAVCL tCLAX tAVCH tCHAX tCHQV(1) tGLQV(1) tPHAV tGLQX tGHQZ tGHQX Parameter Read Cycle Time Address Valid Address Transition Column Address Valid high High Column Address Transition High Output Valid Output Enable Output Valid High Address Valid Output Enable Output Transition Output Enable High Output Hi-Z Output Hold from Output Enable High Test Condition Value Unit
Note: delayed tCHQV tGLQV after rising edge without impact tCHQV.
29/41
M50FW040
Figure Interface Write Waveforms
Write erase program setup A0-A10 tCLAX tAVCL tWHWL tWLWH tVPHWH tWHRL tQVVPL tDVWH DQ0-DQ7 DIN1 DIN2 tWHDX VALID
AI04185
Write erase confirm valid address data tAVCH tCHAX
Automated erase program delay
Read Status Register Data
Ready write another command
tCHWH
tWHGL
Table Interface Write Characteristics
Symbol tWLWH tDVWH tWHDX tAVCL tCLAX tAVCH tCHAX tWHWL tCHWH tVPHWH(1) tWHGL tWHRL tQVVPL(1,2) Parameter Write Enable Write Enable High Data Valid Write Enable High Write Enable High Data Transition Address Valid Address Transition Column Address Valid High High Column Address Transition Write Enable High Write Enable High Write Enable High High Write Enable High Write Enable High Output Enable Write Enable High Output Valid, High Test Condition Value Unit
Note: Sampled only, 100% tested. Applicable seen logic input (VPP 3.6V).
30/41
M50FW040
PACKAGE MECHANICAL
Figure PLCC32 Rectangular Plastic Leaded Chip Carrier, Package Outline
0.51 (.020) 1.14 (.045)
Note: Drawing scale.
PLCC-A
31/41
M50FW040
Table PLCC32 Rectangular Plastic Leaded Chip Carrier, Package Mechanical Data
millimeters Symbol 0.89 10.16 1.27 7.62 12.32 11.35 4.78 14.86 13.89 6.05 0.00 3.18 1.53 0.38 0.33 0.66 3.56 2.41 0.53 0.81 0.10 12.57 11.51 5.66 15.11 14.05 6.93 0.13 0.035 0.400 0.050 0.300 0.485 0.447 0.188 0.585 0.547 0.238 0.000 0.125 0.060 0.015 0.013 0.026 0.140 0.095 0.021 0.032 0.004 0.495 0.453 0.223 0.595 0.553 0.273 0.005 inches
32/41
M50FW040
Figure TSOP32 lead Plastic Thin Small Outline, 8x14 Package Outline
TSOP-a
Note: Drawing scale.
Table TSOP32 lead Plastic Thin Small Outline, 8x14 Package Mechanical Data
millimeters Symbol 0.500 13.800 12.300 7.900 0.500 0.050 0.950 0.170 0.100 1.200 0.150 1.050 0.270 0.210 0.100 14.200 12.500 8.100 0.700 0.0197 0.5433 0.4843 0.3110 0.0197 0.0020 0.0374 0.0067 0.0039 0.0472 0.0059 0.0413 0.0106 0.0083 0.0039 0.5591 0.4921 0.3189 0.0276 inches
33/41
M50FW040
Figure TSOP40 lead Plastic Thin Small Outline, 10x20 Package Outline
TSOP-a
Note: Drawing scale.
Table TSOP40 lead Plastic Thin Small Outline, 10x20 Package Mechanical Data
millimeters Symbol 0.500 19.800 18.300 9.900 0.500 0.050 0.950 0.170 0.100 1.200 0.150 1.050 0.270 0.210 0.100 20.200 18.500 10.100 0.700 0.0197 0.7795 0.7205 0.3898 0.0197 0.0020 0.0374 0.0067 0.0039 0.0472 0.0059 0.0413 0.0106 0.0083 0.0039 0.7953 0.7283 0.3976 0.0276 inches
34/41
M50FW040
PART NUMBERING
Table Ordering Information Scheme
Example: Device Type Architecture Firmware Interface Operating Voltage 3.6V Device Function Mbit (x8), Uniform Block Package PLCC32 TSOP32 14mm) TSOP40: Device Grade Temperature range Device tested with standard test flow Temperature range Device tested with standard test flow Option blank Standard Packing Tape Reel Packing Plating Technology blank Standard SnPb plating Lead-Free, RoHS compliant, Sb2O3-free TBBA-free
M50FW040
Devices shipped from factory with memory content bits erased '1'. list available options (Speed, Package, etc.) further information aspect this device, please contact Sales Office nearest you.
35/41
M50FW040
FLOWCHARTS PSEUDO CODES
Figure Program Flowchart Pseudo Code
Start
Write
Write Address Data
Program command: write write Address Data (memory enters read status state after Program command)
Read Status Register Suspend Suspend Loop
-read Status Register Program/Erase Suspend command given execute suspend program loop
Interface Only
while
Invalid Error
invalid error: error handler
Program Error
Program error: error handler
Program Protected Block Error
Program protected block error: error handler
AI03407
Note: Status check (Protected Block), (VPP invalid) (Program Error) made after each Program operation following correct command sequence. error found, Status Register must cleared before further Program/Erase Controller operations.
36/41
M50FW040
Figure Program Suspend Resume Flowchart Pseudo Code
Start
Write
Write
Program/Erase Suspend command: write write read Status Register
Read Status Register
Write read Command
while
Program Complete
Program completed
Read data from another address
Write
Write
Program Continues
Read Data
Program/Erase Resume command: write resume program Program operation completed then this necessary. device returns Read normal Program/Erase suspend issued).
AI03408
37/41
M50FW040
Figure Erase Flowchart Pseudo Code
Start
Write
Write Block Address
Erase command: write write Block Address (memory enters read Status Register after Erase command)
Read Status Register
Suspend
read Status Register Program/Erase Suspend command given execute suspend erase loop
Suspend Loop while
Interface Only Erase Protected Block Error Erase Error Command Sequence Error Invalid Error
invalid error: error handler
Command sequence error: error handler
Erase error: error handler
Erase protected block error: error handler
AI03409
Note: error found, Status Register must cleared before further Program/Erase Controller operations.
38/41
M50FW040
Figure Erase Suspend Resume Flowchart Pseudo Code
Start
Write
Write
Program/Erase Suspend command: write write read Status Register
Read Status Register
while
Erase Complete
Erase completed
Read data from another block Program
Write
Write
Erase Continues
Read Data
Program/Erase Resume command: write resume erase Erase operation completed then this necessary. device returns Read normal Program/Erase suspend issued).
AI03410
39/41
M50FW040
REVISION HISTORY
Table Document Revision History
Date September 2000 04-Oct-2000 11-Apr-01 Version First Issue Characteristics: ICC4 changed Document type: from Preliminary Data Data Sheet Program Erase functions clarification Read Electronic Signature table change Register Configuration table change Input Register Definition table, note clarification Characteristics parameters clarification parameters added Interface Signal Timing Characteristics change Interface Read Characteristics change Interface Write Characteristics change Interface Write Waveforms change Note changed (Table 13., Absolute Maximum Ratings) pins must left disconnected Specification PLCC32 package mechanical data revised Revision numbering modified. Document imported template (and reformatted). Temperature Range ordering information replaced Device Grade, Standard packing option added Plating Technology added Table 27., Ordering Information Scheme. TLEAD parameter added Table 13., Absolute Maximum Ratings TBIAS parameter removed. Inches values corrected Table 27., Ordering Information Scheme. TSOP32 package added. Figure Logic Diagram (A/A Interface) Table Signal Names (A/A Interface) added. Revision Details
06-Jul-2001 12-Mar-2002
09-Jul-2004
12-Jul-2004 10-Nov-2004
40/41
M50FW040
Information furnished believed accurate reliable. However, STMicroelectronics assumes responsibility consequences such information infringement patents other rights third parties which result from use. license granted implication otherwise under patent patent rights STMicroelectronics. Specifications mentioned this publication subject change without notice. This publication supersedes replaces information previously supplied. STMicroelectronics products authorized critical components life support devices systems without express written approval STMicroelectronics. logo registered trademark STMicroelectronics. other names property their respective owners 2004 STMicroelectronics rights reserved STMicroelectronics group companies Australia Belgium Brazil Canada China Czech Republic Finland France Germany Hong Kong India Israel Italy Japan Malaysia Malta Morocco Singapore Spain Sweden Switzerland United Kingdom United States America www.st.com
41/41
Other recent searches
WT24B3 - WT24B3 WT24B3 Datasheet
TIR1000 - TIR1000 TIR1000 Datasheet
SPP9235 - SPP9235 SPP9235 Datasheet
S5500WB - S5500WB S5500WB Datasheet
E53971-001 - E53971-001 E53971-001 Datasheet
D106C - D106C D106C Datasheet
APT20M34BLL - APT20M34BLL APT20M34BLL Datasheet
APT20M34SLL - APT20M34SLL APT20M34SLL Datasheet
2SK975 - 2SK975 2SK975 Datasheet
1824780000 - 1824780000 1824780000 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
