SN54 74LS112A dual flip-flop features individual clock, asynchronous c

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

SN54 74LS112A dual flip-flop features individual clock, asynchronous c

Datasheet Thumbnail

Top Searches for this datasheet

SN54/74LS112A DUAL NEGATIVE EDGE-TRIGGERED FLIP-FLOP
SN54 74LS112A dual flip-flop features individual clock, asynchronous clear inputs each flip-flop. When clock goes HIGH, inputs enabled data will accepted. logic level inputs allowed change when clock pulse HIGH bistable will perform according truth table long minimum set-up hold time observed. Input data transferred outputs negative-going edge clock pulse.
DUAL NEGATIVE EDGE-TRIGGERED FLIP-FLOP
POWER SCHOTTKY
LOGIC DIAGRAM (Each Flip-Flop)
SUFFIX CERAMIC CASE 620-09
5(9) 6(7)
CLEAR (CD) 15(14) 3(11) 1(13) CLOCK (CP)
(SD) 4(10) 2(12)
SUFFIX PLASTIC CASE 648-08
SUFFIX SOIC CASE 751B-03
ORDERING INFORMATION MODE SELECT TRUTH TABLE
INPUTS OPERATING MODE Reset (Clear) *Undetermined Toggle Load (Reset) Load (Set) Hold OUTPUTS SN54LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC
LOGIC SYMBOL
Both outputs will HIGH while both LOW, output states unpredictable HIGH simultaneously. HIGH Voltage Level Voltage Level Don't Care Lower case letters indicate state referenced input output) set-up time prior HIGH clock transition.
FAST DATA
SN54/74LS112A
GUARANTEED OPERATING RANGES
Symbol Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Parameter 4.75 5.25 Unit
CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits Symbol Parameter Input HIGH Voltage Input Voltage Input Clamp Diode Voltage Output HIGH Voltage Output Voltage Set, Clear Clock Input HIGH Current Set, Clear Clock Clear, Set, 0.35 0.65 0.25 Unit Test Conditions Guaranteed Input HIGH Voltage Inputs Guaranteed Input Voltage Inputs MIN, MIN, MAX, MAX, MIN, Truth Table MIN, Truth Table
MAX,
MAX,
Input Current
MAX,
Short Circuit Current (Note Power Supply Current
Note more than output should shorted time, more than second.
CHARACTERISTICS 25°C,
Limits Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay, Clock Clear, Output Unit Test Conditions
SETUP REQUIREMENTS 25°C,
Limits Symbol Parameter Clock Pulse Width High Clear, Pulse Width Setup Time Hold Time Unit Test Conditions
FAST DATA

SN54 74LS112A dual flip-flop features individual clock, asynchronous c

Top Searches for this datasheet

Other recent searches