16/8-BIT SINGLE-CHIP MICROCONTROLLERS DESCRIPTION µPD784214,
|
|
|
Top Searches for this datasheet
INTEGRATED CIRCUIT
16/8-BIT SINGLE-CHIP MICROCONTROLLERS
DESCRIPTION
µPD784214, 784215, 784216 products µPD784216 Subseries 78K/IV Series. Besides high-speed high-performance CPU, these controllers have ROM, RAM, ports, 8-bit resolution converters, timer, serial interface, real-time output ports, interrupt functions various other peripheral hardware. µPD784214Y, 784215Y, 784216Y based µPD784216 Subseries with addition multimaster-supporting interface. µPD78F4216 78F4216Y, products with flash memory instead masked used internal ROM, well variety development tools also available. Detailed function descriptions provided following user's manuals. sure read them before designing.
µPD784216, 784216Y Subseries User's Manual Hardware: U12015E
78K/IV Series User's Manual Instructions: U10905E
FEATURES
78K/IV Series Inherits peripheral functions µPD78078Y Subseries Minimum instruction execution time 12.5 operation with main system clock) 32.768 operation with subsystem clock) port: pins Timer/counter:
Standby function HALT/STOP/IDLE mode power-saving mode: subsystem clock) Clock division function Watch timer: channel Watchdog timer: channel Clock output function Selectable from fXX, XX/2, fXX/22, fXX/23 fXX/24, fXX/25, fXX/26, fXX/27 Buzzer output function Selectable from fXX/210, fXX/211, fXX/212, fXX/213 converter: 8-bit resolution channels Note converter: 8-bit resolution channels Supply voltage: HALT/IDLE mode (with
16-bit timer/event counter unit 8-bit timer/event counter units
Serial interface: channels UART/IOE (3-wire serial I/O): channels (3-wire serial I/O, multi-master supported): channel
Note
µPD784216Y Subseries only.
Unless otherwise specified, µPD784216 treated representative model throughout this document.
information this document subject change without notice. Before using this document, please confirm that this latest version. devices/types available every country. Please check with local representative availability additional information. Document U11725EJ2V0DS00 (2nd edition) Date Published February 2000 CP(K) Printed Japan
mark
shows major revised points.
1996,2000
APPLICATIONS
Cellular phones, PHS, cordless telephones, CD-ROM, equipment
ORDERING INFORMATION
Part Number Package Internal (bytes) Internal (bytes)
100-pin plastic LQFP (fine pitch) 100-pin plastic 100-pin plastic LQFP (fine pitch) 100-pin plastic 100-pin plastic LQFP (fine pitch) 100-pin plastic
3584 3584 5120 5120 8192 8192 3584 3584 5120 5120 8192 8192
100-pin plastic LQFP (fine pitch) 100-pin plastic 100-pin plastic LQFP (fine pitch) 100-pin plastic 100-pin plastic LQFP (fine pitch) 100-pin plastic
Remark indicates code suffix.
Data Sheet U11725EJ2V0DS00
78K/IV SERIES LINEUP
Under mass production Under development supported Multi-master supported
PD784038Y PD784038
PD784225Y PD784225
80-pin, correction added Multi-master supported
Standard models
PD784026
Enhanced converter, 16-bit timer, power management
Enhanced internal memory capacity Pin-compatible with PD784026 Multi-master supported
PD784216Y PD784216
100-pin, enhanced internal memory capacity
µPD784218Y µPD784218
Enhanced internal memory capacity, correction added
PD784054 µPD784046
ASSP models
PD784956A
inverter control
On-chip 10-bit converter
PD784938
Enhanced functions PD784908, enhanced internal memory capacity, correction added. Multi-master supported
PD784908
On-chip IEBuscontroller
PD784928Y PD784915
Software servo control On-chip analog circuit VCRs Enhanced timer
PD784928
Enhanced functions PD784915
PD784967
On-chip controller/driver
Data Sheet U11725EJ2V0DS00
FUNCTIONS (1/2)
Part Number Item Number basic instructions (mnemonics) General-purpose register Minimum instruction execution time Internal memory Memory space port Total CMOS input CMOS N-ch open-drain Pins with ancillary Pins with pull-up resistor bits registers banks, bits registers banks (memory mapping) ns/320 ns/640 ns/1280 ns/2560 12.5-MHz operation with main system clock) 32.768-kHz operation with subsystem clock) Kbytes 3584 bytes Kbytes 5120 bytes 8192 bytes
µPD784214, µPD784214Y
µPD784215, µPD784215Y
µPD784216, µPD784216Y
Mbytes with program data spaces combined bits bits Timer/event counter: (16-bit) Timer counter Capture/compare register Pulse output output Square wave output One-shot pulse output Pulse output output Square wave output Pulse output output Square wave output Pulse output output Square wave output Pulse output output Square wave output Pulse output output Square wave output Pulse output output Square wave output
functions Note direct drive output Middlevoltage Real-time output port Timer/counter
Timer/event counter (8-bit) Timer/event counter (8-bit) Timer/event counter (8-bit) Timer/event counter (8-bit) Timer/event counter (8-bit) Timer/event counter (8-bit)
Timer counter Compare register Timer counter Compare register Timer counter Compare register Timer counter Compare register Timer counter Compare register Timer counter Compare register
Note pins with ancillary functions included pins.
Data Sheet U11725EJ2V0DS00
FUNCTIONS (2/2)
Part Number Item Serial interface converter converter Clock output Buzzer output Watch timer Watchdog timer Standby Interrupt Hardware source Software source Non-maskable Maskable
µPD784214, µPD784214Y
µPD784215, µPD784215Y
µPD784216, µPD784216Y
UART/IOE (3-wire serial I/O): channels (on-chip baud rate generator) (3-wire serial I/O, multi-master supportedNote): channel 8-bit resolution channels 8-bit resolution channels Selectable from fXX, fXX/2, fXX/22, fXX/23, fXX/24, fXX/25, /26, /27, Selectable from /210, /211, fXX/212, fXX/213 channel channel HALT/STOP/IDLE modes low-power consumption mode (with subsystem clock): HALT/IDLE mode (internal: external: instruction, BRKCS instruction, operand error Internal: external: Internal: external: programmable priority levels service modes: vectored interrupt/macro service/context switching
Supply voltage Package
100-pin plastic LQFP (fine pitch) 100-pin plastic
Note µPD784216Y Subseries only.
Data Sheet U11725EJ2V0DS00
CONTENTS
DIFFERENCES AMONG MODELS µPD784216, 784216Y SUBSERIES MAJOR DIFFERENCES FROM µPD78078, 78078Y SUBSERIES
CONFIGURATION (Top View) BLOCK DIAGRAM FUNCTION Port Pins Non-port Pins Circuits Recommended Connections Unused Pins ARCHITECTURE Memory Space Registers
6.2.1 General-purpose registers 6.2.2 Control registers 6.2.3 Special function registers (SFRs)
PERIPHERAL HARDWARE FUNCTIONS Ports Clock Generation Circuit Real-Time Output Port Timer/Event Counter Converter Converter Serial Interface
7.7.1 Asynchronous serial interface/3-wire serial (UART/IOE) 7.7.2 Clocked serial interface (CSI)
7.10 7.11 7.12
Clock Output Function Buzzer Output Function Edge Detection Function Watch Timer Watchdog Timer
INTERRUPT FUNCTION Interrupt Sources Vectored Interrupt Context Switching Macro Service Application Example Macro Service
Data Sheet U11725EJ2V0DS00
LOCAL INTERFACE Memory Expansion Programmable Wait STANDBY FUNCTION RESET FUNCTION INSTRUCTION ELECTRICAL SPECIFICATIONS PACKAGE DRAWINGS RECOMMENDED SOLDERING CONDITIONS APPENDIX DEVELOPMENT TOOLS APPENDIX RELATED DOCUMENTS
Data Sheet U11725EJ2V0DS00
DIFFERENCES AMONG MODELS µPD784216, 784216Y SUBSERIES
only difference among µPD784214, 784215, 784216 lies internal memory capacity. µPD784214Y, 784215Y, 784216Y based µPD78424, 784215, 784216 with control function added. µPD78F4216 78F4216Y provided with 128-Kbyte flash memory instead mask above models. These differences summarized Table 1-1. Table 1-1. Differences among Models µPD784216 784216Y Subseries
Part Number Item Internal
µPD784214, µPD784214Y
Kbytes (mask ROM) 3584 bytes None
µPD784215, µPD784215Y
Kbytes (mask ROM) 5120 bytes
µPD784216, µPD784216Y
µPD78F4216, µPD78F4216Y
Kbytes (Flash memory)
Internal Internal memory size switching register (IMS) Supply voltage Electrical specifications Recommended soldering conditions TEST
8192 bytes Provided Note
Refer Data Sheet each device.
Provided None
None Provided
Note Internal flash memory capacity internal capacity changed using internal memory size switching register (IMS). Caution There differences noise immunity noise radiation between flash memory mask versions. When pre-producing application with flash memory version then mass-producing with mask version, sure conduct sufficient evaluations commercial samples (not engineering samples) mask version.
Data Sheet U11725EJ2V0DS00
MAJOR DIFFERENCES FROM µPD78078, 78078Y SUBSERIES
Series Name Item Minimum instruction execution time With main system clock With subsystem clock Memory space port Total CMOS input CMOS N-ch open-drain Pins with ancillary functions Note Pins with pull-up resistor direct drive output Middle-voltage Timer/counter 16-bit 12.5-MHz operation) 32.768-kHz operation) 8-bit 5.0-MHz operation) 32.768-kHz operation)
µPD784216, 784216Y Subseries
µPD78078, 78078Y Subseries
Mbytes
Kbytes
16-bit timer/event counter unit 8-bit timer/event counter units
16-bit timer/event counter unit 8-bit timer/event counter units UART/IOE (3-wire serial I/O) channel (3-wire serial I/O, 2-wire serial I/O, busNote channel (3-wire serial I/O, 3-wire serial with automatic transmit/receive function) channel None None None None HALT/STOP modes
Serial interface
UART/IOE (3-wire serial I/O) channels (3-wire serial I/O, multi-master supportedNote channel
Interrupt
Macro service Context switching Programmable priority
Provided Provided Provided levels HALT/STOP/IDLE modes low-power consumption mode: HALT/IDLE modes 100-pin plastic LQFP (fine pitch) 100-pin plastic
Standby function
Package
100-pin plastic LQFP (fine pitch) 100-pin plastic 100-pin ceramic WQFN (µPD78P078Y only)
Notes pins with ancillary functions included pins. µPD784216Y Subseries only µPD78078Y Subseries only
Data Sheet U11725EJ2V0DS00
CONFIGURATION (Top View)
100-pin plastic LQFP (fine pitch)
TESTNote P36/TI01 P35/TI00 P34/TI2 P33/TI1 P32/TO2 P31/TO1 P30/TO0 P103/TI8/TO8 P102/TI7/TO7 P101/TI6/TO6 P100/TI5/TO5 P67/ASTB P66/WAIT P65/WR P64/RD P63/A19
P120/RTP0 P121/RTP1 P122/RTP2 P123/RTP3 P124/RTP4 P125/RTP5 P126/RTP6 P127/RTP7 RESET P00/INTP0 P01/INTP1 P02/INTP2/NMI P03/INTP3 P04/INTP4 P05/INTP5 P06/INTP6 AVDDNote AVREF0 P10/ANI0 P62/A18 P61/A17 P60/A16 P57/A15 P56/A14 P55/A13 P54/A12 P53/A11 P52/A10 P51/A9 P50/A8 P47/AD7 P46/AD6 P45/AD5 P44/AD4 P43/AD3 P42/AD2 P41/AD1 P40/AD0 P87/A7 P86/A6 P85/A5 P84/A4 P83/A3
Notes Connect TEST directly pull-down resistor. pull-down connection, resistor with resistance ranging from Connect AVDD VDD. Connect AVSS VSS. SCL0 SDA0 pins available µPD784216Y Subseries products only.
P11/ANI1 P12/ANI2 P13/ANI3 P14/ANI4 P15/ANI5 P16/ANI6 P17/ANI7 AVSSNote P130/ANO0 P131/ANO1 AVREF1 P70/RxD2/SI2 P71/TxD2/SO2 P72/ASCK2/SCK2 P20/RxD1/SI1 P21/TxD1/SO1 P22/ASCK1/SCK1 P23/PCL P24/BUZ P25/SI0/SDA0Note P26/SO0 P27/SCK0/SCL0Note P80/A0 P81/A1 P82/A2
Data Sheet U11725EJ2V0DS00
100-pin plastic
P47/AD7 P46/AD6 P45/AD5 P44/AD4 P43/AD3 P42/AD2 P41/AD1 P40/AD0 P87/A7 P57/A15 P56/A14 P55/A13 P54/A12 P53/A11 P52/A10 P51/A9 P50/A8 P86/A6 P85/A5
P60/A16 P61/A17 P62/A18 P63/A19 P64/RD P65/WR P66/WAIT P67/ASTB P100/TI5/TO5 P101/TI6/TO6 P102/TI7/TO7 P103/TI8/TO8 P30/TO0 P31/TO1 P32/TO2 P33/TI1 P34/TI2 P35/TI00 P36/TI01 TESTNote P120/RTP0 P121/RTP1 P84/A4 P83/A3 P82/A2 P81/A1 P80/A0 P27/SCK0/SCL0Note P26/SO0 P25/SI0/SDA0Note P24/BUZ P23/PCL P22/ASCK1/SCK1 P21/TxD1/SO1 P20/RxD1/SI1 P72/ASCK2/SCK2 P71/TxD2/SO2 P70/RxD2/SI2 AVREF1 P131/ANO1 P130/ANO0 AVSSNote P17/ANI7 P16/ANI6 P15/ANI5 P14/ANI4 P13/ANI3 P12/ANI2 P11/ANI1 P10/ANI0 AVREF0 AVDDNote
P02/INTP2/NMI P03/INTP3
RESET P00/INTP0 P01/INTP1
P04/INTP4 P05/INTP5
P122/RTP2 P123/RTP3 P124/RTP4 P125/RTP5 P126/RTP6 P127/RTP7
Notes Connect TEST directly pull-down resistor. pull-down connection, resistor with resistance ranging from Connect AVDD VDD. Connect AVSS VSS. SCL0 SDA0 pins available µPD784216Y Subseries products only.
Data Sheet U11725EJ2V0DS00
P06/INTP6
A19: AD7: ANI0 ANI7: ANO0, ANO1: ASCK1, ASCK2: ASTB: AVDD: AVREF0, AVREF1: AVSS: BUZ: INTP0 INTP6: NMI: P06: P17: P27: P37: P47: P57: P67: P72: P87: P95: P100 P103: P120 P127: Address Address/Data Analog Input Analog Output Asynchronous Serial Clock Address Strobe Analog Power Supply Analog Reference Voltage Analog Ground Buzzer Clock Interrupt from Peripherals Non-maskable Interrupt Port0 Port1 Port2 Port3 Port4 Port5 Port6 Port7 Port8 Port9 Port10 Port12 P130, P131: PCL: RESET: RTP0 RTP7: RxD1, RxD2: SCK0 SCK2: SCL0Note: SDA0Note: SI2: SO2: TEST: TI00, TI01, TI1, TI2, TI8: TxD1, TxD2: VDD: VSS: WAIT: XT1, XT2: Timer Input Transmit Data Power Supply Ground Wait Write Strobe Crystal (Main System Clock) Crystal (Subsystem Clock) TO2, TO8: Timer Output Port13 Programmable Clock Read Strobe Reset Real-time Output Port Receive Data Serial Clock Serial Clock Serial Data Serial Input Serial Output Test
Note SCL0 SDA0 pins available µPD784216Y Subseries only.
Data Sheet U11725EJ2V0DS00
BLOCK DIAGRAM
INTP2/NMI INTP0, INTP1, INTP3 INTP6 TI00 TI01
PROGRAMMABLE INTERRUPT CONTROLLER TIMER/EVENT COUNTER BITS) TIMER/EVENT COUNTER1 BITS) TIMER/EVENT COUNTER2 BITS) TIMER/EVENT COUNTER5 BITS) TIMER/EVENT COUNTER6 BITS) TIMER/EVENT COUNTER7 BITS) TIMER/EVENT COUNTER8 BITS) WATCH TIMER 78K/IV CORE
UART/IOE1 BAUD-RATE GENERATOR UART/IOE2 BAUD-RATE GENERATOR CLOCKED SERIAL INTERFACE
RxD1/SI1 TxD1/SO1 ASCK1/SCK1 RxD2/SI2 TxD2/SO2 ASCK2/SCK2 SI0/SDA0Note SCK0/SCL0Note
TI5/TO5
WAIT ASTB
TI6/TO6
PORT0 PORT1 PORT2 PORT3 PORT4 PORT5
P100 P103 P120 P127 P130,P131 RESET
TI7/TO7
TI8/TO8
WATCHDOG TIMER
PORT6 PORT7
RTP0 RTP7 NMI/INTP2 ANO0 ANO1 AVREF1 AVSS ANI0 ANI7 AVREF0 AVDD AVSS
REAL-TIME OUTPUT PORT
PORT8 PORT9
CONVERTER
PORT10 PORT12 PORT13
CONVERTER SYSTEM CONTROL CLOCK OUTPUT CONTROL BUZZER OUTPUT
TEST
Note SCL0 SDA0 pins available µPD784216Y Subseries only. This function supports interface. Remark internal capacities differ depending product.
Data Sheet U11725EJ2V0DS00
FUNCTION Port Pins (1/2)
Name Input Alternate Function INTP0 INTP1 INTP2/NMI INTP3 INTP4 INTP5 INTP6 ANI0 ANI7 Port (P1): 8-bit input port Port (P2): 8-bit port Input/output specified 1-bit units. Whether specifying input mode output mode, on-chip pull-up resistor specified 1-bit units means software. Function Port (P0): 7-bit port Input/output specified 1-bit units. Whether specifying input mode output mode, on-chip pull-up resistor specified 1-bit units means software.
RxD1/SI1 TxD1/SO1 ASCK1/SCK1 SI0/SDA0Note SCK0/SCL0Note
TI00 TI01
Port (P3): 8-bit port Input/output specified 1-bit units. Whether specifying input mode output mode, on-chip pull-up resistor specified 1-bit units means software.
Port (P4): 8-bit port Input/output specified 1-bit units. pins input mode connected on-chip pull-up resistors means software. drive LEDs. Port (P5): 8-bit port Input/output specified 1-bit units. pins input mode connected on-chip pull-up resistors means software. drive LEDs.
Note SCL0 SDA0 pins available µPD784216Y Subseries only.
Data Sheet U11725EJ2V0DS00
Port Pins (2/2)
Name Alternate Function WAIT ASTB RxD2/SI2 Port (P7): 3-bit port Input/output specified 1-bit units. Whether specifying input mode output mode, on-chip pull-up resistor specified 1-bit units means software. Function Port (P6): 8-bit port Input/output specified 1-bit units. pins input mode connected on-chip pull-up resistors means software.
TxD2/SO2
ASCK2/SCK2
Port (P8): 8-bit port Input/output specified 1-bit units. Whether specifying input mode output mode, on-chip pull-up resistor specified 1-bit units means software. Interrupt control flag (KRIF) when falling edge detected this port. Port (P9): N-ch open-drain middle-voltage port 6-bit port Input/output specified 1-bit units. directly drive LEDs. Port (P10): 4-bit port Input/output specified 1-bit units. Whether specifying input mode output mode, on-chip pull-up resistor specified 1-bit units means software. Port (P12): 8-bit port Input/output specified 1-bit units. Whether specifying input mode output mode, on-chip pull-up resistor specified 1-bit units means software. Port (P13): 2-bit port Input/output specified 1-bit units.
P100 P101 P102 P103 P120 P127
TI5/TO5 TI6/TO6 TI7/TO7 TI8/TO8
RTP0 RTP7
P130, P131
ANO0, ANO1
Data Sheet U11725EJ2V0DS00
Non-port Pins (1/2)
Name TI00 TI01 RxD1 RxD2 TxD1 TxD2 ASCK1 ASCK2 SDA0Note SCK0 SCK1 SCK2 SCL0Note INTP0 INTP1 INTP2 INTP3 INTP4 INTP5 INTP6 Input Output Input Input Output Input Output Input Alternate Function P100/TO5 P101/TO6 P102/TO7 P103/TO8 P100/TI5 P101/TI6 P102/TI7 P103/TI8 P20/SI1 P70/SI2 P21/SO1 P71/SO2 P22/SCK1 P72/SCK2 P25/SDA0 P20/RxD1 P70/RxD2 P21/TxD1 P71/TxD2 P25/SI0 P22/ASCK1 P72/ASCK2 P27/SCK0 P02/INTP2 P02/NMI Serial data input (UART1) Serial data input (UART2) Serial data output (UART1) Serial data output (UART2) Baud rate clock input (UART1) Baud rate clock input (UART2) Serial data input (3-wire serial clock I/O0) Serial data input (3-wire serial clock I/O1) Serial data input (3-wire serial clock I/O2) Serial data output (3-wire serial I/O0) Serial data output (3-wire serial I/O1) Serial data output (3-wire serial I/O2) Serial data input/output (I2C bus) Serial clock input/output (3-wire serial I/O0) Serial clock input/output (3-wire serial I/O1) Serial clock input/output (3-wire serial I/O2) Serial data input/output (I2C bus) Non-maskable interrupt request input External interrupt request input Function External count clock input 16-bit timer counter Capture trigger signal input capture/compare register External count clock input 8-bit timer counter External count clock input 8-bit timer counter External count clock input 8-bit timer counter External count clock input 8-bit timer counter External count clock input 8-bit timer counter External count clock input 8-bit timer counter 16-bit timer output (shared 14-bit output) 8-bit timer output (shared 8-bit output)
Note µPD784216Y Subseries only.
Data Sheet U11725EJ2V0DS00
Non-port Pins (2/2)
Name RTP0 RTP7 Output Output Output Alternate Function P120 P127 Function Clock output (for trimming main system clock subsystem clock) Buzzer output Real-time output port that outputs data synchronization with trigger Lower address/data expanding memory externally Lower address expanding memory externally Middle address expanding memory externally Higher address expanding memory externally Strobe signal output read operation external memory Strobe signal output write operation external memory insert wait state(s) when external memory accessed Strobe output externally latch address information output ports through port access external memory System reset input Crystal connection main system clock oscillation
WAIT ASTB
Output
Output
Input Output
RESET ANI0 ANI7 ANO0, ANO1 AVREF0 AVREF1 AVDD AVSS TEST
Input Input Input Input Output
Crystal connection subsystem clock oscillation
P130, P131
Analog voltage input converter Analog voltage output converter apply reference voltage converter apply reference voltage converter Positive power supply converter. Connect VDD. converter converter. Connect VSS. Positive power supply Connect TEST directly pull-down resistor (this test). pull-down connection, resistor with resistance ranging from
Data Sheet U11725EJ2V0DS00
Circuits Recommended Connections Unused Pins
input/output circuit type each recommended connections unused pins shown Table 5-1. each type input/output circuit, refer Figure 5-1. Table 5-1. Type Input/Output Circuits Recommended Connections Unused Pins (1/2)
Name P00/INTP0 P01/INTP1 P02/INTP2/NMI P03/INTP3 P06/INTP6 P10/ANI0 P17/ANI7 P20/RxD1/SI1 P21/TxD1/SO1 P22/ASCK1/SCK1 P23/PCL P24/BUZ P25/SDA0Note/SI0 P26/SO0 P27/SCL0Note/SCK0 P30/TO0 P32/TO2 P33/TI1, P34/TI2 P35/TI00, P36/TI01 P40/AD0 P47/AD7 P50/A8 P57/A15 P60/A16 P63/A19 P64/RD P65/WR P66/WAIT P67/ASTB P70/RxD2/SI2 P71/TxD2/SO2 P72/ASCK2/SCK2 P80/A0 P87/A7 P100/TI5/TO5 P101/TI6/TO6 P102/TI7/TO7 P103/TI8/TO8 P120/RTP0 P127/RTP7 P130/ANO0, P131/ANO1 12-E 12-F 10-M 12-E 13-D 10-K 10-L 10-K 12-E 10-M 12-E 10-K 10-L 10-K 10-L Input Connect Input: Independently connect resistor Circuit Type Input: Recommended Connections Unused Pins Independently connect resistor
Output: Leave open
Output: Leave open
Note SCL0 SDA0 pins available µPD784216Y Subseries only.
Data Sheet U11725EJ2V0DS00
Table 5-1. Types Input/Output Circuits Recommended Connections Unused Pins (2/2)
Name RESET AVREF0 AVREF1 AVDD AVSS TEST Connect Connect TEST directly pull-down resistor. pull-down connection, resistor with resistance ranging from Circuit Type Input Connect Leave open Connect Connect Recommended Connections Unused Pins
Remark Because circuit type numbers standardized among Series products, they sequential some models (i.e., some circuits provided).
Data Sheet U11725EJ2V0DS00
Figure 5-1. Types Circuits (1/2)
Type
Type 10-K
Pullup enable Data Schmitt trigger input with hysteresis characteristics P-ch
P-ch
IN/OUT Open drain Output disable N-ch
Type
Type 10-L
Pullup enable Data P-ch
P-ch
Pullup enable Data IN/OUT P-ch
P-ch
IN/OUT Open drain Output disable N-ch
Output disable
N-ch
Input enable Type Type 10-M
Pullup enable Data P-ch
P-ch
Pullup enable Data IN/OUT P-ch
P-ch
IN/OUT Output disable N-ch
Output disable
N-ch
Type
Type 12-E
P-ch N-ch
Comparator
Pullup enable Data P-ch
P-ch
VREF (Threshold voltage)
IN/OUT Output disable Input enable Input enable P-ch Analog output voltage N-ch
N-ch
Data Sheet U11725EJ2V0DS00
Figure 5-1. Types Circuits (2/2)
Type 12-F Data P-ch IN/OUT Output disable Input enable Analog output voltage N-ch P-ch N-ch
Type Feedback cut-off P-ch
Type 13-D IN/OUT Data Output disable N-ch
P-ch
Middle-voltage output buffer
Data Sheet U11725EJ2V0DS00
ARCHITECTURE Memory Space
memory space Mbyte accessed. Mapping internal data area (special function registers internal RAM) specified LOCATION instruction. LOCATION instruction must always executed after reset cancellation, must used more than once. When LOCATION instruction executed Internal memory internal data area internal area mapped follows:
Part Number Internal Data Area 0F100H 0FFFFH Internal Area 00000H 0F0FFH 10000H 17FFFH 00000H 0EAFFH 10000H 1FFFFH 00000H 0DEFFH 10000H 1FFFFH
µPD784214, µPD784214Y µPD784215, µPD784215Y µPD784216, µPD784216Y
0EB00H 0FFFFH
0DF00H 0FFFFH
Caution
following areas that overlap internal data area internal cannot used when LOCATION instruction executed.
Part Number Unusable Area 0F100H 0FFFFH (3840 bytes)
µPD784214, µPD784214Y µPD784215, µPD784215Y µPD784216, µPD784216Y
0EB00H 0FFFFH (5376 bytes)
0DF00H 0FFFFH (8448 bytes)
External memory external memory accessed external memory expansion mode. When LOCATION instruction executed Internal memory internal data area internal area mapped follows:
Part Number Internal Data Area FF100H FFFFFH Internal Area 00000H 17FFFH
µPD784214, µPD784214Y µPD784215, µPD784215Y µPD784216, µPD784216Y
FEB00H FFFFFH
00000H 1FFFFH
FDF00H FFFFFH
00000H 1FFFFH
External memory external memory accessed external memory expansion mode.
Data Sheet U11725EJ2V0DS00
Figure 6-1. Memory µPD784214, 784214Y
execution LOCATION instruction
execution LOCATION instruction
Special FDFH Note FD0H
function registers (SFR) (256 bytes)
External memory (928 Kbytes)
Special FDFH Note FD0H
Note
General-purpose registers (128 bytes)
FFE8
Internal (3584 bytes)
Internal (32768 bytes)
function registers (SFR) (256 bytes)
Macro service control word area bytes) Data area (512 bytes)
FFE0
Data Sheet U11725EJ2V0DS00
Internal (3584 bytes)
Program/data area (3072 bytes)
External memory (980736 bytes)
Note
Note
Note
Program/data area CALLF entry area Kbytes)
Note
Internal (61696 bytes)
CALLT table area bytes) Vector table area bytes)
Internal Kbytes)
Note
Notes Accessed external memory expansion mode. This 3840-byte area used internal only when LOCATION instruction executed. execution LOCATION instruction: 94464 bytes, execution LOCATION instruction: 98304 bytes
Base area entry area reset interrupt. However, internal area used reset entry area.
execution LOCATION instruction
Figure 6-2. Memory µPD784215, 784215Y
execution LOCATION instruction
Special FDFH Note FD0H
function registers (SFR) (256 bytes)
External memory (896 Kbytes)
Note
General-purpose registers (128 bytes)
FFE8 FEAF
Internal (5120 bytes)
Special FDFH Note FD0H
Internal (65536 bytes)
function registers (SFR) (256 bytes)
Macro service control word area bytes) Data area (512 bytes)
FFE0
Data Sheet U11725EJ2V0DS00
Internal (5120 bytes)
Program/data area (4608 bytes)
External memory (912128 bytes)
Note
Note
Note
Program/data area
Note
Internal (60160 bytes)
CALLF entry area Kbytes)
CALLT table area bytes) Vector table area bytes)
Internal (128 Kbytes)
Note
Notes Accessed external memory expansion mode. This 5376-byte area used internal only when LOCATION instruction executed. execution LOCATION instruction: 125696 bytes, execution LOCATION instruction: 131072 bytes Base area entry area reset interrupt. However, internal area used reset entry area.
Figure 6-3. Memory µPD784216, 784216Y
execution LOCATION instruction
execution LOCATION instruction
Special FDFH Note FD0H
function registers (SFR) (256 bytes)
External memory (896 Kbytes)
Note
General-purpose registers (128 bytes)
FFE8
Internal (8192 bytes)
Special FDFH Note FD0H
Internal (65536 bytes)
function registers (SFR) (256 bytes)
Macro service control word area bytes) Data area (512 bytes)
FFE0
Data Sheet U11725EJ2V0DS00
Internal (8192 bytes)
Program/data area (7680 bytes)
External memory (909056 bytes)
Note
Note
Note
Program/data area
Note
Internal (57088 bytes)
CALLF entry area Kbytes)
CALLT table area bytes) Vector table area bytes)
Internal (128 Kbytes)
Note
Notes Accessed external memory expansion mode. This 8448-byte area used internal only when LOCATION instruction executed. execution LOCATION instruction: 122624 bytes, execution LOCATION instruction: 131072 bytes
Base area entry area reset interrupt. However, internal area used reset entry area.
Registers
6.2.1 General-purpose registers Sixteen 8-bit general-purpose registers available. 8-bit registers also used pairs 16-bit register. 16-bit registers, four used combination with 8-bit register address expansion 24-bit address specification registers. Eight banks these register sets available which selected using software context switching function. general-purpose registers except registers address expansion mapped internal RAM. Figure 6-4. General-Purpose Register Format
(R1) (RP0) (R3) (RP1) (RG4) (RP4)
(R0) (R2)
(RP5) (RG5) (R13) (R12) (RP6) (RG6) (R15) (R14) banks (RG7) Parentheses (RP7) indicate absolute name.
Caution
Registers RP2, used registers, respectively, setting However, this function only recycling program 78K/III Series.
Data Sheet U11725EJ2V0DS00
6.2.2 Control registers Program counter (PC) program counter 20-bit register whose contents automatically updated when program executed. Figure 6-5. Program Counter (PC) Format
Program status word (PSW) This register holds statuses CPU. contents automatically updated when program executed. Figure 6-6. Program Status Word (PSW) Format
PSWH PSWL
Note
RBS2
RBS1
RBS0
Note This flag provided maintain compatibility with 78K/III Series. sure clear this flag except when software 78K/III Series used. Stack pointer (SP) This 24-bit pointer that holds first address stack. sure write higher bits this pointer. Figure 6-7. Stack Pointer (SP) Format
Data Sheet U11725EJ2V0DS00
6.2.3 Special function registers (SFRs) special function registers, such mode registers control registers internal peripheral hardware, registers which special functions allocated. These registers mapped 256-byte space addresses 0FF00H through 0FFFFH Note. Note execution LOCATION instruction. FFF00H through FFFFFH execution LOCATION instruction. Caution access address this area which allocated. such address accessed mistake, µPD784216 deadlock status. This deadlock status cleared only inputting RESET signal. Table lists special function registers (SFRs). meanings symbols this table follows: Symbol Symbol indicating SFR. compiler (CC78K4). Indicates whether read-only, write-only, read/write. R/W: Read/write Read-only Write-only This symbol reserved NEC's assembler
(RA78K4). used variable #pragma command with
units manipulation units which value manipulated. SFRs that manipulated 16-bit units described operand sfrp instruction. specify address this SFR, describe even address. SFRs that manipulated 1-bit units described operand manipulation instruction. After reset Indicates status register when RESET signal been input.
Data Sheet U11725EJ2V0DS00
Table 6-1. Special Function Register (SFR) List (1/4)
AddressNote Special Function Register (SFR) Name Symbol Units Manipulation 0FF00H 0FF01H 0FF02H 0FF03H 0FF04H 0FF05H 0FF06H 0FF07H 0FF08H 0FF09H 0FF0AH 0FF0CH 0FF0DH 0FF10H 0FF11H 0FF12H 0FF13H 0FF14H 0FF15H 0FF16H 0FF18H 0FF1AH 0FF1CH 0FF20H 0FF22H 0FF23H 0FF24H 0FF25H 0FF26H 0FF27H 0FF28H 0FF29H 0FF2AH 0FF2CH 0FF2DH Capture/compare register (16-bit timer/event counter) Capture/compare register (16-bit timer/event counter) Capture/compare control register 16-bit timer mode control register 16-bit timer output control register Prescaler mode register Port mode register Port mode register Port mode register Port mode register Port mode register Port mode register Port mode register Port mode register Port mode register Port mode register Port mode register Port mode register CRC0 TMC0 TOC0 PRM0 PM10 PM12 PM13 CR01 CR00 Port Port Port Port Port Port Port Port Port Port Port Port Port 16-bit timer counter bits bits 0000H 00HNote After Reset
Notes When LOCATION instruction executed. "F0000H" this value when LOCATION instruction executed. Because each port initialized input mode after reset, "00H" actually read. output latch initialized "0".
Data Sheet U11725EJ2V0DS00
Table 6-1. Special Function Register (SFR) List (2/4)
AddressNote Special Function Register (SFR) Name Symbol Units Manipulation 0FF30H 0FF32H 0FF33H 0FF37H 0FF38H 0FF3AH 0FF3CH 0FF40H 0FF42H 0FF4EH 0FF50H 0FF51H 0FF52H 0FF53H 0FF54H 0FF55H 0FF56H 0FF57H 0FF60H 0FF61H 0FF62H 0FF63H 0FF64H 0FF65H 0FF66H 0FF67H 0FF68H 0FF69H 0FF6AH 0FF6BH 0FF6CH 0FF6DH 0FF6EH 0FF6FH 0FF70H 0FF71H 0FF72H 0FF73H Pull-up resistor option register Pull-up resistor option register Pull-up resistor option register Pull-up resistor option register Pull-up resistor option register Pull-up resistor option register Pull-up resistor option register Clock output control register Port function control register Pull-up resistor option register 8-bit timer counter 8-bit timer counter Compare register (8-bit timer/event counter Compare register (8-bit timer/event counter 8-bit timer mode control register 8-bit timer mode control register Prescaler mode register Prescaler mode register 8-bit timer counter 8-bit timer counter 8-bit timer counter 8-bit timer counter Compare register (8-bit timer/event counter Compare register (8-bit timer/event counter Compare register (8-bit timer/event counter Compare register (8-bit timer/event counter 8-bit timer mode control register 8-bit timer mode control register 8-bit timer mode control register 8-bit timer mode control register Prescaler mode register Prescaler mode register Prescaler mode register Prescaler mode register Asynchronous serial interface mode register Asynchronous serial interface mode register Asynchronous serial interface status register Asynchronous serial interface status register PU10 PU12 CR10 CR1W CR20 TMC1 TMC1W TMC2 PRM1 PRM1W PRM2 TM5W TM7W CR50 CR5W CR60 CR70 CR7W CR80 TMC5 TMC5W TMC6 TMC7 TMC7W TMC8 PRM5 PRM5W PRM6 PRM7 PRM7W PRM8 ASIM1 ASIM2 ASIS1 ASIS2 TM1W bits bits 0000H After Reset
Note When LOCATION instruction executed. "F0000H" this value when LOCATION instruction executed.
Data Sheet U11725EJ2V0DS00
Table 6-1. Special Function Register (SFR) List (3/4)
AddressNote Special Function Register (SFR) Name Symbol Units Manipulation 0FF74H Transmit shift register Receive buffer register 0FF75H Transmit shift register Receive buffer register 0FF76H 0FF77H 0FF7AH 0FF80H 0FF81H 0FF83H 0FF84H 0FF85H 0FF86H 0FF87H 0FF8CH 0FF90H 0FF91H 0FF92H 0FF94H 0FF95H 0FF96H 0FF98H 0FF99H 0FF9AH 0FF9BH 0FF9CH 0FFA0H 0FFA2H 0FFA8H 0FFA9H 0FFAAH 0FFACH 0FFADH 0FFAEH 0FFAFH 0FFB0H 0FFB2H 0FFB4H Baud rate generator control register Baud rate generator control register Oscillation mode select register converter mode register converter input select register conversion result register conversion value setting register conversion value setting register converter mode register converter mode register External type select register Serial operation mode register Serial operation mode register Serial operation mode register Serial shift register Serial shift register Serial shift register Real-time output buffer register Real-time output buffer register Real-time output port mode register Real-time output port control register Watch timer mode control register External interrupt rising edge enable register External interrupt falling edge enable register In-service priority register Interrupt select control register Interrupt mode control register Interrupt mask flag register Interrupt mask flag register Interrupt mask flag register Interrupt mask flag register control registerNote TXS1 RXB1 TXS2 RXB2 BRGC1 BRGC2 ADIS ADCR DACS0 DACS1 DAM0 DAM1 EBTS CSIM0 CSIM1 CSIM2 SIO0 SIO1 SIO2 RTBL RTBH RTPM RTPC WEGP0 EGN0 ISPR SNMI MK0L MK0H MK1L MK1H IICC0 SRPM0 SVA0 bits bits FFFFH Undefined After Reset
Prescaler mode register serial clock Slave address register
Notes When LOCATION instruction executed. "F0000H" this value when LOCATION instruction executed. µPD784216Y Subseries only.
Data Sheet U11725EJ2V0DS00
Table 6-1. Special Function Register (SFR) List (4/4)
AddressNote Special Function Register (SFR) Name Symbol Units Manipulation 0FFB6H 0FFB8H 0FFC0H 0FFC2H 0FFC4H 0FFC7H 0FFCEH 0FFCFH 0FFD0H 0FFDFH 0FFE0H 0FFE1H 0FFE2H 0FFE3H 0FFE4H 0FFE5H 0FFE6H 0FFE7H 0FFE8H 0FFE9H 0FFEAH 0FFEBH 0FFECH 0FFEDH 0FFEEH 0FFEFH 0FFF0H 0FFF1H 0FFF2H 0FFF3H 0FFF4H 0FFF5H 0FFF6H 0FFF7H 0FFF8H 0FFF9H 0FFFAH Interrupt control register (INTWDTM) Interrupt control register (INTP0) Interrupt control register (INTP1) Interrupt control register (INTP2) Interrupt control register (INTP3) Interrupt control register (INTP4) Interrupt control register (INTP5) Interrupt control register (INTP6) Interrupt control register (INTCSI0) Interrupt control register (INTIIC0/INTSER1) Interrupt control register (INTSR1/INTCSI1) Interrupt control register (INTST1) Interrupt control register (INTSER2) Interrupt control register (INTSR2/INTCSI2) Interrupt control register (INTST2) Interrupt control register (INTTM3) Interrupt control register (INTTM00) Interrupt control register (INTTM01) Interrupt control register (INTTM1) Interrupt control register (INTTM2) Interrupt control register (INTAD) Interrupt control register (INTTM5) Interrupt control register (INTTM6) Interrupt control register (INTTM7) Interrupt control register (INTTM8) Interrupt control register (INTWT) Interrupt control register (INTKR) WDTIC PIC0 PIC1 PIC2 PIC3 PIC4 PIC5 PIC6 CSIIC0 SERIC1 SRIC1 STIC1 SERIC2 SRIC2 STIC2 TMIC3 TMIC00 TMIC01 TMIC1 TMIC2 ADIC TMIC5 TMIC6 TMIC7 TMIC8 WTIC KRIC status registerNote IICS0 IIC0 STBC PWC1 OSTS bits bits After Reset
Serial shift regiter Standby control register Watchdog timer mode register Memory expansion mode register Programmable wait control register Clock status register Oscillation stabilization time specification register External area
Notes When LOCATION instruction executed. "F0000H" this value when LOCATION instruction executed. µPD784216Y Subseries only.
Data Sheet U11725EJ2V0DS00
PERIPHERAL HARDWARE FUNCTIONS Ports
ports shown Figure provided make various control operations possible. Table shows function each port. Ports through connected internal pull-up resistors software when inputting. Figure 7-1. Port Configuration
PORT
PORT
PORT
PORT
PORT
P100 P103 P120
PORT
PORT
PORT PORT PORT PORT PORT
PORT
P127 P130 P131
Data Sheet U11725EJ2V0DS00
Table 7-1. Port Functions
Port Name Name Function Specification Pull-up Resistor Connection Software specified 1-bit units specified 1-bit units specified 1-bit units specified 1-port units
Port Port Port Port Port
input output mode 1-bit units Input port input output mode 1-bit units input output mode 1-bit units input output mode 1-bit units directly drive LEDs input output mode 1-bit units directly drive LEDs input output mode 1-bit units input output mode 1-bit units input output mode 1-bit units N-ch open-drain port input output mode 1-bit units directly drive LEDs input output mode 1-bit units input output mode 1-bit units input output mode 1-bit units
Port
specified 1-port units
Port Port Port Port
specified 1-port units specified 1-bit units specified 1-bit units
Port Port Port
P100 P103 P120 P127 P130, P131
specified 1-bit units specified 1-bit units
Clock Generation Circuit
on-chip clock generation circuit necessary operation provided. This clock generation circuit frequency divider. high-speed operation necessary, internal operating frequency lowered frequency divider reduce current consumption. Figure 7-2. Block Diagram Clock Generation Circuit
Subsystem clock oscillator
Watch timer, clock output function Prescaler
Main system clock oscillator
IDLE control circuit
Selector
Frequency divider
Prescaler
Clock peripheral hardware
standby control register (STBC) (MCK) when subclock selected STOP
STOP, IDLE control circuit
Selector
HALT control circuit
clock (fCPU) Internal system clock (fCLK)
Data Sheet U11725EJ2V0DS00
Figure 7-3. Example Using Main System Clock Oscillator
Crystal/ceramic oscillation
External clock
Crystal resonator ceramic resonator
External clock PD74HCU04
Figure 7-4. Example Using Subsystem Clock Oscillator
Crystal oscillation
External clock
32.768
External clock
µPD74HCU04
Caution
When using main system clock subsystem clock oscillator, wire broken-lines portions Figures follows avoid adverse influence from wiring capacitance. Keep wiring length short possible. cross wiring with other signal lines. route wiring near signal line through which high fluctuating current flows. Always keep ground point oscillator capacitor same potential VSS. ground capacitor ground pattern which high current flows. fetch signals from oscillator. Note that subsystem clock oscillator amplification factor reduce current consumption.
Data Sheet U11725EJ2V0DS00
Real-Time Output Port
real-time output function transfer data advance real-time output buffer register output latch soon timer interrupt external interrupt occurred order output data external device. pins that output data external device constitute port called real-time output port. Because real-time output port output signals without jitter, ideal controlling stepping motor. Figure 7-5. Block Diagram Real-Time Output Port
Internal Real-time output port control register (RTPC) RTPOE BYTE EXTR
INTP2TRG INTTM1 INTTM2 Output trigger control circuit
High-order bits real-time output buffer register (RTBH)
Low-order bits real-time output buffer register (RTBL) Real-time output port mode register (RTPM)
Port output latch
Real-time output port output latch
P120
RTP0
RTPOE
P12n/RTPn output
P120/ RTP7 RTP0
Data Sheet U11725EJ2V0DS00
Timer/Event Counter
unit 16-bit timers/event counters units 8-bit timers/event counters provided. Because total eight interrupt requests supported, these timers/counters used eight units timers/event counters. Table 7-2. Operations Timers/Counters
Name Item Count width bits bits Operation mode Function Interval timer External event counter Timer output output output Square wave output One-shot pulse output Pulse width measurement Number interrupt requests 16-Bit 8-Bit 8-Bit 8-Bit 8-Bit 8-Bit 8-Bit Timer/event Timer/event Timer/event Timer/event Timer/event Timer/event Timer/event Counter Counter Counter Counter Counter Counter Counter inputs
Data Sheet U11725EJ2V0DS00
Figure 7-6. Block Diagram Timers/Event Counters 16-bit timer/event counter
fXX/4 fXX/16 INTTM3
Selector
Clear
16-bit timer counter (TM0)
Selector
TI01
INTTM01 TI00 Edge detection circuit 16-bit capture/compare register (CR01)
Output control circuit
Edge detection circuit
INTTM00 16-bit capture/compare register (CR00)
8-bit timer/event counter
fXX/22 fXX/23 Clear
Selector
fXX/2
fXX/25 fXX/2
8-bit timer counter (TMn)
Output control circuit
fXX/29 Edge detection circuit
8-bit compare register (CRn0) INTTMn
Selector
INTTMn
Remarks OVF: overflow flag 8-bit timer/event counter
TMn-1 fXX/22 fXX/23 fXX/24 fXX/25 fXX/2
Clear
Selector
8-bit timer counter (TMn)
Output control circuit
fXX/29 Edge detection circuit 8-bit compare register (CRn0) INTTMn
Remarks OVF: overflow flag
Data Sheet U11725EJ2V0DS00
Converter
converter converts analog input variable into digital signal. This microcontroller provided with converter with resolution bits channels (ANI0 through ANI7). This converter successive approximation type result conversion stored 8-bit conversion result register (ADCR). converter started following ways: Hardware start Conversion started trigger input (P03). Software start Conversion started setting converter mode register (ADM). analog input channel selected from ANI0 through ANI7 conversion. When conversion started means hardware start, conversion stopped after been completed. When conversion started means software start, conversion repeatedly executed, each time conversion been completed, interrupt request (INTAD) generated. Figure 7-7. Block Diagram Converter
Series resistor string ANI0 ANI1 ANI2 ANI3 ANI4 ANI5 ANI6 ANI7 AVSS Successive approximation register (SAR) Sample hold circuit AVDD AVREF0
INTP3/P03
Edge detection circuit
Selector
Voltage comparator
Control circuit
selector
INTAD
Edge detection circuit
conversion result register (ADCR) INTP3 Internal
Data Sheet U11725EJ2V0DS00
Converter
converter converts input digital signal into analog voltage. This microcontroller provided with voltage output type converter with resolution bits channels. conversion method R-2R resistor ladder type. conversion started setting DACE0 converter mode register (DAM0) DACE1 converter mode register (DAM1). converter operates following modes: Normal mode converter outputs analog voltage immediately after completed conversion. Real-time output mode converter outputs analog voltage synchronization with output trigger after completed conversion. Figure 7-8. Block Diagram Converter
DACS0 ANO0 AVREF1
Selector DACS1 ANO1
Selector AVSS
Data Sheet U11725EJ2V0DS00
Serial Interface
Three independent serial interface channels provided. Asynchronous serial interface (UART)/3-wire serial (IOE) Clocked serial interface (CSI) 3-wire serial (IOE) interface (µPD784216Y Subseries only) Therefore, communication with external system local communication within system simultaneously executed (refer Figure 7-9). Figure 7-9. Example Serial Interface UART
µPD784216Y (master) PD4711A
[UART] RS-232-C driver/receiver RxD1 TxD1
Port
[I2C]
µPD780078Y (slave)
SDA0 SCL0
µPD780308Y (slave)
PD4711A
[UART] RxD2 RS-232-C driver/receiver TxD2
Port
UART 3-wire serial
PD784216 (master)
PD4711A
[UART] RxD2 RS-232-C driver/receiver TxD2
PD753106 (slave)
[3-wire serial I/O] Note Port
SCK1 INTPm Port
Port
Note Handshake line
Data Sheet U11725EJ2V0DS00
7.7.1 Asynchronous serial interface/3-wire serial (UART/IOE) channels serial interfaces that select asynchronous serial interface mode 3-wire serial mode provided. Asynchronous serial interface mode this mode, data byte following start transmitted received. Because on-chip baud rate generator provided, wide range baud rates set. Moreover, clock input ASCK divided define baud rate. When baud rate generator used, baud rate conforming MIDI standard (31.25 kbps) also obtained. Figure 7-10. Block Diagram Asynchronous Serial Interface Mode
Internal Receive buffer register (RXB1, RXB2) RxD1, RxD2 TxD1, TxD2 Receive control parity check INTSR1, INTSR2 Transmit control parity append INTST1, INTST2 Receive shift register (RX1, RX2) Transmit shift register (TXS1, TXS2)
Baud rate generator
5-bit counter Transmit/receive clock generation ASCK1, ASCK2
Selector
fXX-fXX/25
Data Sheet U11725EJ2V0DS00
3-wire serial mode this mode, master device starts transfer making serial clock active transfers 1-byte data synchronization with this clock. This mode used communicate with device having conventional clocked serial interface. Basically, communication established using three lines: serial clocks (SCK1 SCK2), serial data inputs (SI1 SI2), serial data outputs (SO1 SO2). connect more devices, handshake line necessary. Figure 7-11. Block Diagram 3-wire Serial Mode
Internal
SI1,
Serial shift register (SIO1, SIO2)
SO1, SCK1, SCK2 Serial clock counter Serial clock control circuit Interrupt generation circuit INTCSI1, INTCSI2 fXX/8 fXX/16
Selector
Data Sheet U11725EJ2V0DS00
7.7.2 Clocked serial interface (CSI) this mode, master device starts transfer making serial clock active communicates 1-byte data synchronization with this clock. 3-wire serial mode This mode communicate with devices having conventional clocked serial interface. Basically, communication established this mode with three lines: serial clock (SCK0) serial data (SI0 SO0) lines. Generally, handshake line necessary check reception status. Figure 7-12. Block Diagram 3-wire Serial Mode
Internal
Serial shift register (SIO0)
SCK0 Serial clock counter Serial clock control circuit Interrupt generation circuit INTCSI0
Selector
fXX/8 fXX/16
(Inter mode (supporting multi-master) (µPD784216Y Subseries only) This mode communication with devices conforming format. This mode transferring 8-bit data between more devices using lines: seiral clock (SCL0) serial data (SDA0). During transfer, "start condition", "data", "stop condition" output onto serial data bus. During reception, these data automatically detected hardware.
Data Sheet U11725EJ2V0DS00
Figure 7-13. Block Diagram Mode
Internal Direction control circuit SDA0 Serial shift register (SIO0) Output latch Slave address register (SVA0) Wake-up control circuit
Acknowledge generation circuit Start condition/acknowledge detection circuit Stop condition detection circuit SCL0 Serial clock counter Serial clock control circuit
Interrupt generation circuit
INTIIC0
Selector
TO2/18 TO2/68 fxx/24 fxx/178
Clock Output Function
Clocks following frequencies output clock output. 97.7 kHz/195 kHz/391 kHz/781 kHz/1.56 MHz/3.13 MHz/6.25 MHz/12.5 12.5-MHz operation with main system clock) 32.768 32.768-kHz operation with subsystem clock) Figure 7-14. Block Diagram Clock Output Function
fXX/2 fXX/22 fXX/24 fXX/25 fXX/2
Selector
fXX/23
Synchronization circuit
Output control circuit
fXX/27
Data Sheet U11725EJ2V0DS00
Buzzer Output Function
Clocks following frequencies output buzzer output. kHz/3.1 kHz/6.1 kHz/12.2 12.5-MHz operation with main system clock) Figure 7-15. Block Diagram Buzzer Output Function
fXX/210 fXX/211 fXX/2
Selector
Output control circuit
fXX/213
7.10 Edge Detection Function
interrupt input pins (INTP0, INTP1, NMI/INTP2, INTP3 through INTP6) used only input interrupt requests also input trigger signals internal hardware units. Because these pins operate edge input signal, they have function detect edge. Moreover, noise reduction function also provided prevent erroneous detection noise.
Name INTP0 through INTP6 Detectable Edge Either both rising falling edges Noise Reduction analog delay
7.11 Watch Timer
watch timer following functions: Watch timer Interval timer watch timer interval timer functions used same time. Watch timer watch timer sets WTIF flag interrupt control register (WTIC) time intervals seconds using 32.768-kHz subsystem clock. Interval timer interval timer generates interrupt request (INTTM3) predetermined time intervals.
Data Sheet U11725EJ2V0DS00
Figure 7-16. Block Diagram Watch Timer
Prescaler
Selector
fXX/2
Selector
Selector
5-bit counter
INTWT
Selector
INTTM3 16-bit timer/counter
7.12 Watchdog Timer
watchdog timer provided detect runaway. This watchdog timer generates non-maskable maskable interrupt unless cleared software within specified interval time. Once enabled operate, watchdog timer cannot stopped software. Whether interrupt watchdog timer interrupt input from takes precedence specified. Figure 7-17. Block Diagram Watchdog Timer
fCLK
Timer
fCLK/221 fCLK/220
Selector
fCLK/219 fCLK/217
INTWDT
Clear signal
Remark fCLK: Internal system clock (fXX fXX/8)
Data Sheet U11725EJ2V0DS00
INTERRUPT FUNCTION
servicing response interrupt request, three types shown Table selected program. Table 8-1. Servicing Interrupt Request
Servicing Mode Vectored interrupt Entity Servicing Software Servicing Branches executes servicing routine (servicing arbitrary) Automatically switches register bank, branches executes servicing routine (servicing arbitrary) Firmware Executes data transfer between memory (servicing fixed) Contents Saves restores from stack Saves restores from fixed area register bank
Context switching
Macro service
Retained
Interrupt Sources
Table shows interrupt sources available. shown, interrupts generated types sources, execution instruction, BRKCS instruction, operand error. priority interrupt servicing four levels, that nesting controlled during interrupt servicing that which more interrupts that simultaneously occur should serviced first. When macro service function used, however, nesting always proceeds. default priority priority (fixed) service that performed more interrupt requests, having same priority, simultaneously generate (refer Table 8-2). Table 8-2. Interrupt Sources (1/2)
Type Default Priority Software Name instruction BRKCS instruction Operand error Source Trigger Instruction execution Instruction execution result exclusive between operands byte byte when STBC, #byte instruction, WDM, #byte instruction, LOCATION instruction executed input edge detection Overflow watchdog timer Overflow watchdog timer input edge detection External Internal Internal External Internal/ External Macro Service
Non-maskable
INTWDT
Maskable
(highest)
INTWDINTP0 INTP1 INTP2 INTP3 INTP4 INTP5 INTP6 INTIIC0 INTCSI0
transfer CSI0 3-wire transfer CSI0 Occurrence UART reception error ASI1
Internal
INTSER1
Data Sheet U11725EJ2V0DS00
Table 8-2. Interrupt Sources (2/2)
Type Default Priority Maskable Name INTSR1 INTCSI1 INTST1 INTSER2 INTSR2 INTCSI2 INTST2 INTTM3 INTTM00 Source Trigger UART reception ASI1 3-wire transfer CSI1 UART transmission ASI1 Occurrence UART reception error ASI2 UART reception ASI2 3-wire transfer CSI2 UART transmission ASI2 Reference time interval signal from watch timer Signal indicating coincidence between 16-bit timer register capture/compare register (CR00) Signal indicating coincidence between 16-bit timer register capture/compare register (CR01) Occurrence coincidence signal 8-bit timer/counter Occurrence coincidence signal 8-bit timer/counter conversion converter Occurrence coincidence signal 8-bit timer/counter Occurrence coincidence signal 8-bit timer/counter Occurrence coincidence signal 8-bit timer/counter Occurrence coincidence signal 8-bit timer/counter Overflow watch timer Detection falling edge port External Internal/ External Internal Macro Service
INTTM01
(lowest)
INTTM1 INTTM2 INTAD INTTM5 INTTM6 INTTM7 INTTM8 INTWT INTKR
Remarks ASI: Asynchronous Serial Interface CSI: Clocked Serial Interface There interrupt sources watchdog timer: non-maskable interrupts (INTWDT) maskable interrupts (INTWDTM). Either should selected actual use.
Data Sheet U11725EJ2V0DS00
Vectored Interrupt
Execution branches servicing routine using memory contents vector table address corresponding interrupt source address branch destination. that performs interrupt servicing, following operations performed: branching: Saves status (contents PSW) stack returning: Restores status (contents PSW) from stack
return main routine from interrupt service routine, RETI instruction used. branch destination address range FFFFH. Table 8-3. Vector Table Address
Interrupt Source instruction TRAP0 (operand error) INTWDT (non-maskable) INTWD(maskable) INTP0 INTP1 INTP2 INTP3 INTP4 INTP5 INTP6 INTIIC0 INTCSI0 INTSER0 INTSR1 INTCSI1 0018H 001AH Vector Table Address 003EH 003CH 0002H 0004H 0006H 0008H 000AH 000CH 000EH 0010H 0012H 0014H 0016H Interrupt Source INTST1 INTSER2 INSR2 INTCSI2 INTST2 INTTM3 INTTM00 INTTM01 INTTM1 INTTM2 INTAD INTTM5 INTTM6 INTTM7 INTTM8 INTWT INTKR 0022H 0024H 0026H 0028H 002AH 002CH 002EH 0030H 0032H 0034H 0036H 0038H 003AH Vector Table Address 001CH 001EH 0020H
Data Sheet U11725EJ2V0DS00
Context Switching
When interrupt request generated when BRKCS instruction executed, predetermined register bank selected hardware. Context switching function that branches execution vector address stored advance register bank, stack current contents program counter (PC) program status word (PSW) register bank. branch address range FFFFH. Figure 8-1. Context Switching Operation When Interrupt Request Generated
0000B Transfer Register bank PC19-16 PC15-0 Save (bits through temporary register) Exchange Save Temporary register Save
Register bank
Switching register bank (RBS0 RBS2
Macro Service
This function transfer data between memory special function register (SFR) without intervention CPU. macro service controller accesses memory same transfer cycle directly transfers data without loading Because this function does save restore status CPU, load data, data transferred high speeds. Figure 8-2. Macro Service
Read Memory Write Macro service controller
Write Read
Internal
Data Sheet U11725EJ2V0DS00
Application Example Macro Service
Transmission serial interface
Transmit data storage buffer (memory) Data Data
Data Data
Internal
TxD1, TxD2
Transmit shift register TXS1, TXS2(SFR)
Transmit control
INTST1, INTST2
Each time macro service requests INTST1 INTST2 generated, next transmit data transferred from memory TXS1 TXS2. When data (last byte) been transferred TXS1 TXS2 (when transmit data storage buffer become empty), vectored interrupt requests INTST1 INTST2 generated. Reception serial interface
Receive data storage buffer (memory) Data Data
Data Data
Internal
Receive buffer register RXB1, RXB2(SFR)
RxD1, RxD2
Receive shift register
Reception control
INTSR1, INTSR2
Each time macro service requests INTSR1 INTSR2 generated, receive data transferred from RXB1 RXB2 memory. When data (last byte) been transferred memory (when receive data storage buffer become full), vectored interrupt requests INTSR1 INTSR2 generated.
Data Sheet U11725EJ2V0DS00
LOCAL INTERFACE
local interface connect external memory (memory mapped I/O) support memory space Mbyte (refer Figure 9-1). Figure 9-1. Example Local Interface Multiplexed mode
PD784216
SRAM Data I/O1 I/O8 Address Address latch
ASTB
Separate mode
PD784216
SRAM
Address
I/O1 I/O8
Data
Data Sheet U11725EJ2V0DS00
Memory Expansion
External program memory data memory connected stages: Kbytes Mbytes. connect external memory, ports through port used. external memory connected following modes: Multiplexed mode: external memory connected using time-division address/data bus. number ports used when external memory connected reduced this mode. Separate mode: external memory connected using address data independent each other. Because external latch circuit necessary, this mode useful reducing number components mounting area printed wiring board.
Programmable Wait
Wait state(s) inserted memory space (00000H through FFFFFH) while signals active. addition, there address wait function that extends active period ASTB signal gain address decode time.
Data Sheet U11725EJ2V0DS00
STANDBY FUNCTION
This function reduce power consumption chip, used following modes: HALT mode: Stops supply operating clock CPU. This mode used combination with normal operation mode intermittent operation reduce average power consumption. IDLE mode: Stops entire system with oscillator continuing operation. power consumption this mode close that STOP mode. However, time required restore normal program operation from this mode almost same that from HALT mode. STOP mode: Stops main system clock thereby stop internal operations chip. Consequently, power consumption minimized with only leakage current flowing. Low-power consumption mode: main system clock stopped with subsystem clock used system clock. operate subsystem clock reduce current consumption. Low-power consumption HALT mode: This standby function low-power consumption mode stops operation clock CPU, reduce power consumption entire system. Low-power consumption IDLE mode: This standby function low-power consumption mode stops entire system except oscillator, reduce power consumption entire system. These modes programmable. macro service started from HALT mode low-power consumption HALT mode. After macro service processing executed, system returnes HALT mode again. transition standby status shown Figure 10-1.
Data Sheet U11725EJ2V0DS00
Figure 10-1. Standby Function State Transitions
Macro service
time sing
cess ervi
-pow ptio Retu norm pera tion
LowLow-power consumption HALT mode Low-power power consumption consumption mode (Subsystem HALT mode Interrupt requestNote clock operation) (Standby) Interrupt request masked interrupt
Low-power consumption NMI, INTP0 INTP6 input, INTWT, return interruptNote IDLE mode (Standby) Interrupt request masked interrupt
Low-power consumption IDLE mode
ends
inte
Stable
STOP (Standby)
Interrupt request masked interrupt
IDLE (Standby)
Interrupt request masked interrupt
cillation
Interrupt request masked interrupt
HALT (Standby)
Wait stable oscillation
Notes Only unmasked interrupt requests Only unmasked INTP0 INTP6, INTWT, return interrupt (P80 P87) Remark valid only external input. watchdog timer cannot used release standby (HALT mode/STOP mode/IDLE mode).
Data Sheet U11725EJ2V0DS00
Normal operation (Main system clock operation)
Macro service request time processing ends Macro service ends
Macro service
inpu
RESET FUNCTION
When low-level signal input RESET pin, system reset, each hardware unit initialized (reset). During reset period, oscillation main system clock unconditionally stopped. Consequently, current consumption entire system reduced. When RESET signal goes high, reset status cleared, oscillation stabilization time (84.0 12.5-MHz operation) elapses, contents reset vector table program counter (PC), execution branches address program execution started from that branch address. Therefore, program reset started from address. Figure 11-1. Oscillation Main System Clock during Reset Period
Main system clock oscillator Oscillation unconditionally stopped during reset period fCLK
RESET input Oscillation stabilization time
RESET input analog delay noise elimination circuit prevent malfunctioning noise. Figure 11-2. Acknowledgement Reset Signal
Analog delay
Analog delay
Oscillation Analog stabilization delay time
RESET input
Internal reset signal
Internal clock
Data Sheet U11725EJ2V0DS00
INSTRUCTION
8-bit instructions (The instructions parentheses combinations realized describing MOV, XCH, ADD, ADDC, SUB, SUBC, AND, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, SHR, SHL, ROR4, ROL4, DBNZ, PUSH, POP, MOVM, XCHM, CMPME, CMPMNE, CMPMNC, CMPMC, MOVBK, XCHBK, CMPBKE, CMPBKNE, CMPBKNC, CMPBKC Table 12-1. Instruction List 8-Bit Addressing
Second Operand #byte First Operand (MOV)
Note
saddr saddr'
!addr16 !!addr24
[saddrp] [%saddrg]
PSWL PSWH
[WHL+] [WHL-]
None Note
(MOV) (XCH)
(MOV) Note (XCH) Note
(XCH)
(MOV) (XCH)
(MOV) (XCH) (ADD) Note Note MULU DIVUW
(ADD) Note (ADD) Note (ADD) Notes (ADD) Note Note Note
Note
(MOV) (XCH)
(ADD) Note Note Note Note
saddr
Note
(MOV) Note
Note
DBNZ PUSH
(ADD) Note Note
Note (ADD) Note Note !addr16 !!addr24 [saddrp] [%saddrg] mem3 (MOV) Note Note
ROR4 ROL4
PSWL PSWH STBC, [TDE+] [TDE-]
DBNZ (MOV) (ADD)
Note
MOVBK Note
MOVM Note
Notes operands ADDC, SUB, SUBC, AND, XOR, same that ADD. Either second operand used, second operand operand address. operands ROL, RORC, ROLC, SHR, same that ROR. operands XCHM, CMPME, CMPMNE, CMPMNC, CMPMC same that MOVM. operands XCHBK, CMPBKE, CMPBKNE, CMPBKNC, CMPBKC same that MOVBK. code length some instructions having saddr2 saddr this combination short.
Data Sheet U11725EJ2V0DS00
16-bit instructions (The instructions parentheses combinations realized describing MOVW, XCHW, ADDW, SUBW, CMPW, MULUW, MULW, DIVUX, INCW, DECW, SHRW, SHLW, PUSH, POP, ADDWG, SUBWG, PUSHU, POPU, MOVTBLW, MACW, MACSW, SACW Table 12-2. Instruction List 16-Bit Addressing
Second Operand #word First Operand (MOVW) ADDW
Note
saddrp saddrp'
sfrp
!addr16 !!addr24
[saddrp] [%saddrg]
[WHL+]
byte
None Note
(MOVW) (XCHW)
(MOVW) (MOVW) (XCHW) (XCHW)
Note Note
MOVW (XCHW)
(MOVW) XCHW
MOVW XCHW
(MOVW) (XCHW)
(ADD) Note (ADDW) Note (ADDW) Note (ADDW) Note MOVW ADDW
Note
(MOVW) (XCHW) (ADDW)
Note
MOVW XCHW ADDW
Note
MOVW XCHW ADDW
Note
MOVW XCHW ADDW
Note
MOVW
SHRW SHLW
MULW Note INCW DECW INCW DECW
saddrp
MOVW ADDW
Note
(MOVW) Note (ADDW)
Note
MOVW ADDW
Note
MOVW XCHW ADDW Note
sfrp
MOVW
MOVW
MOVW
PUSH MOVTBLW
ADDW Note (ADDW) Note ADDW Note !addr16 !!addr24 [saddrp] [%saddrg] MOVW MOVW (MOVW) MOVW
PUSH
ADDWG SUBWG
post
PUSH PUSHU POPU
[TDE+] byte
(MOVW)
SACW MACW MACSW
Notes operands SUBW CMPW same that ADDW. Either second operand used, second operand operand address. code length some instructions having saddrp2 saddrp this combination short. operands MULUW DIVUX same that MULW.
Data Sheet U11725EJ2V0DS00
24-bit instructions (The instructions parentheses combinations realized describing MOVG, ADDG, SUBG, INCG, DECG, PUSH, Table 12-3. Instruction List 24-Bit Addressing
Second Operand #imm24 First Operand (MOVG) (ADDG) (SUBG) MOVG ADDG SUBG (MOVG) (ADDG) (SUBG) (MOVG) (ADDG) (SUBG) (MOVG) (ADDG) (SUBG) MOVG ADDG SUBG (MOVG) ADDG SUBG MOVG MOVG INCG DECG PUSH saddrg !!addr24 mem1 [%saddrg] MOVG (MOVG) (MOVG) MOVG MOVG MOVG INCG DECG MOVG MOVG (MOVG) MOVG MOVG MOVG saddrg !!addr24 mem1 [%saddrg] None
Note
Note Either second operand used, second operand operand address.
Data Sheet U11725EJ2V0DS00
manipulation instructions MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BTCLR, BFSET Table 12-4. Instruction List Manipulation Instruction Addressing
Second Operand saddr.bit sfr.bit A.bit X.bit PSWL.bit PSWH.bit mem2.bit First Operand !addr16.bit !!addr24.bit MOV1 AND1 XOR1 saddr.bit sfr.bit A.bit X.bit PSWL.bit PSWH.bit mem2.bit !addr16.bit !!addr24.bit MOV1 NOT1 SET1 CLR1 BTCLR BFSET /saddr.bit /sfr. /A.bit /X.bit /PSWL.bit /PSWH.bit /mem2.bit /!addr16.bit /!!addr24.bit AND1 NOT1 SET1 CLR1 None
Note
Note Either second operand used, second operand operand address.
Data Sheet U11725EJ2V0DS00
Call return/branch instructions CALL, CALLF, CALLT, BRK, RET, RETI, RETB, RETCS, RETCSB, BRKCS, BNZ, BNE, BNC, BNL, BNV, BPO, BPE, BLT, BGE, BLE, BGT, BNH, BTCLR, BFSET, DBNZ Table 12-5. Instruction List Call Return/Branch Instruction Addressing
Operand Instruction Address Basic instruction
Note
$addr20 $!addr20 !addr16 !!addr20
[rp]
[rg]
!addr11 [addr5]
None
CALL
CALL RETCS RETCSB
CALL
CALL
CALL
CALL
CALL
CALLF
CALLF
BRKCS RETI RETB
Compound instruction
BTCLR BFSET DBNZ
Note operands BNZ, BNE, BNC, BNL, BNV, BPO, BPE, BLT, BGE, BLE, BGT, BNH, same that Other instructions ADJBA, ADJBS, CVTBW, LOCATION, SEL, NOT, SWRS
Data Sheet U11725EJ2V0DS00
ELECTRICAL SPECIFICATIONS
Absolute Maximum Ratings
Parameter Supply voltage Symbol AVDD AVSS AVREF0 AVREF1 Input voltage Analog input voltage Output voltage Output current, Total Total P10, P12, Output current, high Total Total P10, P12, Operating ambient temperature Storage temperature converter reference voltage input converter reference voltage input Other than Analog input N-ch open drain Conditions Ratings -0.3 +6.5 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 AVSS AVREF0 -0.3 Unit
Tstg
+150
Caution
Product quality suffer absolute maximum rating exceeded even momentarily parameter. That absolute maximum ratings rated values which product verge suffering physical damage, therefore product must used under conditions that ensure that absolute maximum ratings exceeded.
Data Sheet U11725EJ2V0DS00
Operating Conditions Operating ambient temperature (TA): +85°C Power supply voltage clock cycle time: Figure 13-1 Figure 13-1. Power Supply Voltage Clock Cycle Time
Clock Cycle Time tCYK [ns]
Guaranteed operating range
Supply Voltage
CAPACITANCE 25°C,
Parameter Input capacitance Symbol Unmeasured pins Output capacitance returned Conditions Other than Port Port Other than Port Port capacitance Other than Port Port MIN. TYP. MAX. Unit
Data Sheet U11725EJ2V0DS00
Main System Clock Oscillator Characteristics +85°C)
Resonator Recommended Circuit Ceramic resonator crystal resonator Parameter Oscillation frequency (fX) 6.25 Test Conditions MIN. TYP. MAX. 12.5 Unit
External clock
input frequency (fX)
12.5 6.25
PD74HCU04
input high/lowlevel width (tWXH, tWXL) input rising/ falling time (tXR, tXF)
Cautions When using main system clock oscillator, wire follows area enclosed broken lines above figures avoid adverse effect from wiring capacitance. Keep wiring length short possible. cross wiring with other signal lines. route wiring near signal line through which high fluctuating current flows. Always keep ground point oscillator capacitor same potential VSS. ground capacitor ground pattern which high current flows. fetch signals from oscillator. When main system clock stopped system operated subsystem clock, subsystem clock should switched back main system clock after oscillation stabilization time secured program. Remark resonator selection oscillator constant, customers requested either evaluate oscillation themselves apply resonator manufacturer evaluation.
Data Sheet U11725EJ2V0DS00
Subsystem Clock Oscillator Characteristics +85°C)
Resonator Recommended Circuit Crystal resonator Parameter Oscillation frequency (fXT) Test Conditions MIN. TYP. 32.768 MAX. Unit
Oscillation stabilization timeNote
External clock
input frequency (fXT)
PD74HCU04
input high/lowlevel width (tXTH, tXTL)
Note Time required stabilize oscillation after reaches oscillator voltage MIN. Cautions When using subsystem clock oscillator, wire follows area enclosed broken lines above figures avoid adverse effect from wiring capacitance. Keep wiring length short possible. cross wiring with other signal lines. route wiring near signal line through which high fluctuating current flows. Always keep ground point oscillator capacitor same potential VSS. ground capacitor ground pattern which high current flows. fetch signals from oscillator. When main system clock stopped system operated subsystem clock, subsystem clock should switched back main system clock after oscillation stabilization time secured program. Remark resonator selection oscillator constant, customers requested either evaluate oscillation themselves apply resonator manufacturer evaluation.
Data Sheet U11725EJ2V0DS00
Characteristics +85°C, AVDD (1/2)
Parameter Input voltage, Symbol VIL1 VIL2 Note Total P06, P20, P22, P33, P34, P70, P72, P100 P103, RESET (N-ch open drain) Total P17, P130, P131 Total XT1, P25, Note Total P06, P20, P22, P33, P34, P70, P72, P100 P103, RESET (N-ch open drain) Total P17, P130, P131 Total XT1, P25, pins other than P47, P57, mANote Total P47, mANote Condition MIN. TYP. MAX. 0.3VDD 0.2VDD Unit
VIL3 VIL4 VIL5 VIL6 Input voltage, high VIH1 VIH2
0.7VDD 0.8VDD
0.3VDD 0.3VDD 0.2VDD 0.3VDD
VIH3 VIH4 VIH5 VIH6 Output voltage, VOL1
0.7VDD 0.7VDD 0.8VDD 0.7VDD
mANote VOL2 Output voltage, high VOH1
µANote
VDD-1.0 VDD-0.5 Except XT1, XT1,
mANote
-100 Input leakage current, ILIL1
µANote
ILIL2 Input leakage current, high ILIH1
Except XT1, XT1,
ILIH2 Output leakage current, Output leakage current, high ILOL1 ILOH1 VOUT VOUT
Notes P21, P23, P24, P26, P32, P37, P47, P57, P67, P71, P87, P120 P127
Data Sheet U11725EJ2V0DS00
Characteristics +85°C, AVDD (2/2)
Parameter Supply current Symbol IDD1 Operation mode Condition 12.5 MHz, MHz, IDD2 HALT mode 12.5 MHz, MHz, IDD3 IDLE mode 12.5 MHz, MHz, IDD4 Operation mode
Note
MIN.
TYP.
MAX.
Unit
kHz, kHz,
IDD5
HALT mode
Note
kHz, kHz,
IDD6
IDLE mode Note
kHz, kHz,
Data retention voltage Data retention current
VDDDR IDDDR
HALT, IDLE modes STOP mode
Pull-up resistor
Note When main system clock stopped Remark Unless otherwise specified, characteristics alternate-function pins same those port pins.
Data Sheet U11725EJ2V0DS00
Characteristics +85°C, AVDD AVSS Read/write operation (1/2)
Parameter Cycle time Symbol tCYK Conditions Address setup time ASTB) tSAST Address hold time (from ASTB) tHSTLA ASTB high-level width tWSTH Address hold time (from tHRA delay time from address tDAR Address float time (from Data input time from address tFRA tDAID Data input time from ASTB tDSTID Data input time from tDRID delay time from ASTB tDSTR Data hold time (from Address active time from tHRID tDRA ASTB delay time from tDRST low-level width tWRL 0.5T 0.5T 0.5T 0.5T (1.5 (1.5 (2.5 (2.5 (1.5 (1.5 0.5T 0.5T (0.5 (0.5 0.5T 0.5T (0.5 (0.5 0.5T 0.5T MIN. TYP. MAX. Unit
Remark tCYK 1/fXX (fXX: main system clock frequency) (during address wait), otherwise, Number wait states
Data Sheet U11725EJ2V0DS00
Characteristics Read/write operation (2/2)
Parameter delay time from address Symbol tDAW Conditions Address hold time (from tHWA Data output delay time from ASTB Data output delay time tDWOD tDSTOD MIN. 0.5T 0.5T 0.5T 0.5T TYP. MAX. Unit
delay time from ASTB
tDSTW
0.5T 0.5T (1.5 (1.5 0.5T 0.5T 0.5T 0.5T (1.5 (1.5
Data setup time
tSODWR
Data hold time (from
tHWOD
ASTB delay time (from
tDWST
low-level width
tWWL
Remark tCYK 1/fXX (fXX: main system clock frequency) (during address wait), otherwise, Number wait states
Data Sheet U11725EJ2V0DS00
Characteristics External wait timing
Parameter WAIT input time from address Symbol tDAWT Conditions WAIT input time from ASTB tDSTWT WAIT hold time from ASTB tHSTWT WAIT delay time from ASTB tDSTWTH WAIT input time from tDRWTL WAIT hold time from tHRWT WAIT delay time from tDRWTH Data input time from WAIT tDWTID delay time from WAIT tDWTR delay time from WAIT tDWTW WAIT input time from tDWWTL WAIT hold time from tHWWT WAIT delay time from tDWWTH 0.5T 0.5T 0.5T 0.5T 0.5T 0.5T (0.5 (0.5 (1.5 (1.5 MIN. TYP. MAX. 1.5T 1.5T Unit
Remark tCYK 1/fXX (fXX: main system clock frequency) (during address wait), otherwise, Number wait states
Data Sheet U11725EJ2V0DS00
Serial Operation +85°C, AVDD AVSS 3-wire serial mode (SCK: internal clock output)
Parameter Serial clock cycle time (SCK) Symbol tKCY1 Conditions MIN. 3200 Serial clock high/low-level width (SCK) setup time SCK) tKH1, tKL1 tSIK1 1500 hold time (from SCK) output delay time (from SCK) tKSI1 tKSO1 TYP. MAX. Unit
3-wire serial mode (SCK: external clock input)
Parameter Serial clock cycle time (SCK) Symbol tKCY2 Conditions MIN. 3200 Serial clock high/low-level width (SCK) setup time SCK) tKH2, tKL2 tSIK2 1600 hold time (from SCK) output delay time (from SCK) tKSI2 tKSO2 TYP. MAX. Unit
UART mode
Parameter ASCK cycle time Symbol tKCY3 Conditions MIN. 1667 ASCK high/low-level width tKH3, tKL3 TYP. MAX. Unit
Data Sheet U11725EJ2V0DS00
mode (µPD784216Y Subseries only)
Parameter Symbol MIN. SCL0 clock frequency free time (between stop start conditions) Hold time Note Low-level width SCL0 clock High-level width SCL0 clock Setup time start/restart conditions Data hold time When using CBUScompatible master When using Note 1000 Note Note 0.1Cb
Note
Standard Mode MAX.
High-Speed Mode MIN. MAX.
Unit
fCLK tBUF
tLOW tHIGH
Note
Data setup time Rising time SDA0 SCL0 signals Falling time SDA0 SCL0 signals Setup time stop condition Pulse width spike restricted input filter Load capacitance each line
0.1Cb Note
Notes start condition, first clock pulse generated after hold time. fill undefined area SCL0 falling edge, necessary device provide internal SDA0 signal VIHmin.) with least hold time. device does extend SCL0 signal hold time (tLOW), only maximum data hold time needs satisfied. high- speed mode used standard mode system. this case, conditions described below must satisfied. device does extend SCL0 signal state hold time device extends SCL0 signal state hold time sure transmit data SDA0 line before SCL0 line released (tRmax. 1250 standard mode specification) total capacitance line (unit
Data Sheet U11725EJ2V0DS00
Other Operations +85°C, AVDD AVSS
Parameter high/low-level width Symbol tWNIL tWNIH tWITL tWITH tWRSL tWRSH INTP0 INTP6 Conditions MIN. TYP. MAX. Unit
INTP input high/low-level width
RESET high/low-level width
Clock Output Operation +85°C, AVDD AVSS
Parameter cycle time high/low-level width Symbol tCYCL tCLL tCLH tCLR tCLF Conditions 0.5T MIN. TYP. MAX. 31250 15615 Unit
rising/falling time
Remark tCYK 1/fXX (fXX: main system clock frequency) Divided frequency ratio software When using main system clock: When using subsystem clock:
Data Sheet U11725EJ2V0DS00
Converter Characteristics +85°C, AVDD AVSS
Parameter Resolution Total error
Note
Symbol
Conditions
MIN.
TYP.
MAX. ±1.2 ±1.6
Unit
AVREF0 AVDD AVREF0 (only when AVREF0 AVDD)
Conversion time Sampling time Analog input voltage Reference voltage Resistance between AVREF0 AVSS
tCONV tSAMP VIAN AVREF0 RAVREF0
24/fXX AVSS 29.4
AVREF0 AVDD
Note Quantization error (±1/2 LSB) included. Remark fXX: Main system clock frequency Converter Characteristics +85°C, AVDD AVSS
Parameter Resolution Total error AVREF1 AVREF1 AVREF1 Settling time Load conditions: AVREF1 AVREF1 AVREF1 Output resistance Reference voltage AVREF1 current AVREF1 AIREF1 only channel DACS0, Symbol Conditions MIN. TYP. MAX. ±1.2 ±0.8 ±0.6 Unit
Data Sheet U11725EJ2V0DS00
Data Retention Characteristics +85°C, AVDD AVSS
Parameter Data retention voltage Data retention current Symbol VDDDR IDDDR STOP mode VDDDR +4.5 VDDDR +2.5 rising time falling time hold time (from STOP mode setting) STOP release signal input time tRVD tFVD tHVD Conditions MIN. TYP. MAX. Unit
tDREL Crystal resonator Ceramic resonator
0.9VDDDR 0.1VDDDR VDDDR
Oscillation stabilization wait time tWAIT
Low-level input voltage High-level input voltage
RESET, P00/INTP0 P06/INTP6
Timing Test Points
0.8VDD Test Points
0.8VDD
0.45
Data Sheet U11725EJ2V0DS00
Timing Wave Form Read operation
(CLK) tCYK A0-A7 (Output)
Lower address
Lower address
A8-A19 (Output) tDAID
Higher address tHRA tDRA Hi-Z Data (Input) tHRID tFRA Hi-Z
Higher address
tDSTID AD0-AD7 (Input/Output) Hi-Z Lower address (Output) tSAST ASTB (Output) tHSTLA
Lower address (Output)
tWSTH tDSTR tDAR tDRID tWRL tDRWTL tDAWT tDRWTH tHRWT tDWTR tDWTID tDRST
(Output)
WAIT (Input) tDSTWT tDSTWTH tHSTWT
Remark signal output from pins when unused.
Data Sheet U11725EJ2V0DS00
Write operation
(CLK) tCYK A0-A7 (Output)
Lower address
Lower address
A8-A19 (Output) tDAID
Higher address tHWA tDAW Hi-Z Data (Output) tHWOD tFRA tSODWR Hi-Z
Higher address
tDSTOD AD0-AD7 (Output) Hi-Z Lower address (Output) tSAST ASTB (Output) tHSTLA
Lower address (Output)
tWSTH tDSTW tDAW tDWOD tWWL tDWWTL tDAWT tDWWTH tHWWT tDWTW tDWTID tDWST
(Output)
WAIT (Input) tDSTWT tDSTWTH tHSTWT
Remark signal output from pins when unused.
Data Sheet U11725EJ2V0DS00
Serial Operation 3-wire serial mode
tKCY1, tKH1, tKL1, tKSO1, tKSI1, tSIK1, SI/SO
UART mode
tKCY3 tKH3 ASCK tKL3
mode (µPD784216Y Subseries only)
SCL0
tHIGH
SDA0 tBUF Stop condition Start condition Restart condition Stop condition
Data Sheet U11725EJ2V0DS00
Clock Output Timing
tCLH
tCLL
CLKOUT tCLR tCYCL tCLF
Interrupt Input Timing
tWNIH
tWNIL
tWITH
tWITL
INTP0 INTP6
Reset Input Timing
tWRSH
tWRSL
RESET
Data Sheet U11725EJ2V0DS00
Clock Timing
tWXH
tWXL
1/fX
tXTH
tXTL
1/fXT
Data Retention Characteristics
STOP mode setting
tHVD tFVD
VDDDR tRVD tDREL tWAIT
RESET
(Clearing falling edge)
(Clearing rising edge)
Data Sheet U11725EJ2V0DS00
PACKAGE DRAWINGS
100-PIN PLASTIC LQFP (FINE PITCH) (14x14)
detail lead
NOTE Each lead centerline located within 0.08 true position (T.P.) maximum material condition.
ITEM
MILLIMETERS 16.00±0.20 14.00±0.20 14.00±0.20 16.00±0.20 1.00 1.00 0.22 +0.05 -0.04 0.08 0.50 (T.P.) 1.00±0.20 0.50±0.20 0.17 +0.03 -0.07 0.08 1.40±0.05 0.10±0.05 1.60 MAX. S100GC-50-8EU-1
Remark external dimensions material version same those mass-produced version.
Data Sheet U11725EJ2V0DS00
100-PIN PLASTIC (14x20)
detail lead
NOTE Each lead centerline located within 0.15 true position (T.P.) maximum material condition.
ITEM
MILLIMETERS 23.6±0.4 20.0±0.2 14.0±0.2 17.6±0.4 0.30±0.10 0.15 0.65 (T.P.) 1.8±0.2 0.8±0.2 0.15+0.10 -0.05 0.10 2.7±0.1 0.1±0.1 5°±5° MAX.
P100GF-65-3BA1-4
Remark external dimensions material version same those mass-produced version.
Data Sheet U11725EJ2V0DS00
RECOMMENDED SOLDERING CONDITIONS
µPD784216 should soldered mounted under following recommended conditions. details recommended soldering conditions, refer document Semiconductor Device Mounting Technology Manual (C10535E). soldering methods conditions other than those recommended below, contact your sales representative. Table 15-1. Soldering Conditions Surface Mount Type 100-pin plastic LQFP (Fine pitch)
100-pin plastic LQFP (Fine pitch) 100-pin plastic LQFP (Fine pitch) 100-pin plastic LQFP (Fine pitch) 100-pin plastic LQFP (Fine pitch) 100-pin plastic LQFP (Fine pitch)
Recommended Condition Symbol IR35-00-2
Soldering Method Infrared reflow
Soldering Conditions Package peak temperature: 235°C, Time: sec. Max. 210°C higher), Count: times less Package peak temperature: 215°C, Time: sec. Max. 200°C higher), Count: times less temperature: 300°C Max., Time: sec. Max. (per row)
VP15-00-2
Partial heating
Caution
different soldering methods together (except partial heating).
100-pin plastic
100-pin plastic 100-pin plastic 100-pin plastic 100-pin plastic 100-pin plastic
Recommended Condition Symbol IR35-00-2
Soldering Method Infrared reflow
Soldering Conditions Package peak temperature: 235°C, Time: sec. Max. 210°C higher), Count: times less Package peak temperature: 215°C, Time: sec. Max. 200°C higher), Count: times less
VP15-00-2
Wave soldering
Solder bath temperature: 260°C Max., Time: sec. Max., Count: once, Preheating temperature: 120°C Max. (package surface temperature) temperature: 300°C Max., Time: sec. Max. (per row)
WS60-00-1
Partial heating
Caution
different soldering methods together (except partial heating).
Data Sheet U11725EJ2V0DS00
APPENDIX DEVELOPMENT TOOLS
following development tools available system development using µPD784216. Also refer Cautions Using Development Tools. Language Processing Software
RA78K4 CC78K4 DF784218 CC78K4-L Assembler package common 78K/IV Series compiler package common 78K/IV Series Device file common µPD784216, 784216Y Subseries compiler library source file common 78K/IV Series
Flash Memory Writing Tools
Flashpro (Model number: FL-PR2), Flashpro (Model number: FL-PR3, PG-FP3) FA-100GF Dedicated flash programmer microcontroller incorporating flash memory
Adapter writing 100-pin plastic (GF-3BA type) flash memory. Connection must performed depending target product. Adapter writing 100-pin plastic LQFP (GC-8EU type) flash memory. Connection must performed depending target product.
FA-100GC
Flashpro controller, Flashpro controller
Control program that runs personal computer attached Flashpro Flashpro III. Operates WindowsTM95, etc.
Debugging Tools When IE-78K4-NS in-circuit emulator used
IE-78K4-NS IE-70000-MC-PS-B IE-70000-98-IF-C IE-70000-CD-IF-A Note In-circuit emulator common 78K/IV Series Power supply unit IE-78K4-NS Interface adapter used when PC-9800 series (except notebook type) used host machine supported) card cable when PC-9800 series notebook used host machine (PCMCIA socket supported) Interface adapter when using PC/ATcompatibles host machine (ISA supported) Interface adapter when using that incorporates host machine Emulation board emulate µPD784216, 784216Y Subseries Emulation probe 100-pin plastic (GF-3BA type) Emulation probe 100-pin plastic LQFP (GC-8EU type) Socket mounted target system board made 100-pin plastic (GF-3BA type) Conversion adapter connect NP-100GC target system board which 100pin plastic LQFP (GC-8EU type) mounted Integrated debugger IE-78K4-NS System simulator common 78K/IV Series Device file common µPD784216, 784216Y Subseries
IE-70000-PC-IF-C IE-70000-PCI-IF Note IE-784225-NS-EM1 NP-100GF NP-100GC EV-9200GF-100 TGC-100SDW
ID78K4-NS SM78K4 DF784218
Note Under development
Data Sheet U11725EJ2V0DS00
When IE-784000-R in-circuit emulator used
In-circuit emulator common 78K/IV Series Interface adapter used when PC-9800 series (except notebook type) used host machine supported) Interface adapter when using PC/AT compatibles host machine (ISA supported) Interface adapter when using that incorporates host machine Interface adapter cable used when used host machine Emulation board emulate µPD784216, 784216Y Subseries
IE-784000-R IE-70000-98-IF-C
IE-70000-PC-IF-C IE-70000-PCI-IF Note IE-78000-R-SV3 IE-784225-NS-EM1 IE-784216-R-EM1 IE-784000-R-EM IE-78K4-R-EX3
Emulation board common 78K/IV Series Emulation probe conversion board necessary when using IE-784225-NS-EM1 IE784000-R. necessary when IE-784216-R-EM1 used. Emulation probe 100-pin plastic (GF-3BA type) Emulation probe 100-pin plastic LQFP (GC-8EU type) Socket mounted target system board made 100-pin plastic (GF-3BA type) Conversion adapter connect NP-100GC target system board which 100pin plastic LQFP (GC-8EU type) mounted Integrated debugger IE-784000-R System simulator common 78K/IV Series Device file common µPD784216, 784216Y Subseries
EP-78064GF-R EP-78064GC-R EV-9200GF-100 TGC-100SDW
ID78K4 SM78K4 DF784218
Note Under development Real-time
RX78K/IV MX78K4 Real-time 78K/IV Series 78K/IV Series
Data Sheet U11725EJ2V0DS00
Cautions Using Development Tools ID78K4-NS, ID78K4, SM78K4 used combination with DF784218. CC78K4 RX78K/IV used combination with RA78K4 DF784218. FL-PR2, FL-PR3, FA-100GF, FA-100GC, NP-100GF, NP-100GC products made Naito Densei Machida Mfg. Co., Ltd. (TEL: +81-44-822-3813). TGC-100SDW product made Tokyo Eletech Corporation. further information, contact Daimaru Kogyo, Ltd. Tokyo Electronic Division (TEL: +81-3-3820-7112) Osaka Electronic Division (TEL: +81-6-6244-6672) third party development tools, 78K/IV Series Selection Guide (U13355E). host machine suitable each software follows:
Host Machine [OS] Software RA78K4 CC78K4 ID78K4-NS ID78K4 SM78K4 RX78K/IV MX78K4 PC-9800 series [Windows] PC/AT compatibles [Japanese/English Windows] Note
Note
HP9000 Series 700[HP-UXTM] SPARCstation[SunOSTM, SolarisTM] NEWS(RISC) [NEWS-OSTM]
Note
Note
Note DOS-based software
Data Sheet U11725EJ2V0DS00
APPENDIX RELATED DOCUMENTS
Documents related device
Document Name Document Japanese English This document U11824E U12015E U10905E U10095E
µPD784214, 784215, 784216, 784214Y, 784215Y, 784216Y Data Sheet µPD78F4216, 78F4216Y Data Sheet µPD784216, 784216Y Subseries User's Manual Hardware µPD784216Y Subseries Special Function Register Table
78K/IV Series User's Manual Instructions 78K/IV Series Instruction Table 78K/IV Series Instruction 78K/IV Series Application Note Software Basics
U11725J U11824J U12015J U12046J U10905J U10594J U10595J U10095J
Documents related development tool (User's Manual)
Document Name Document Japanese RA78K4 Assembler Package Language Operation RA78K Structured Assembler Preprocessor CC78K4 Compiler Language Operation IE-78K4-NS IE-784000-R IE-784218-R-EM1 IE-784225-NS-EM1 EP-78064 SM78K4 System Simulator Windows Based SM78K Series System Simulator Reference External Part User Open Interface Specifications Reference Reference Reference U11162J U11334J U11743J U11571J U11572J U13356J U12903J U12155J U13742J EEU-934 U10093J U10092J English U11162E U11334E U11743E U11571E U11572E U13356E U12903E U12155E prepared EEU-1469 U10093E U10092E
ID78K4-NS Integrated Debugger Based ID78K4 Integrated Debugger Windows Based ID78K4 Integrated Debugger HP-UX, SunOS, NEWS-OS based
U12796J U10440J U11960J
U12796E U10440E U11960E
Caution
contents above related documents subject change without notice. sure latest edition document designing.
Data Sheet U11725EJ2V0DS00
Documents related embedded software (User's Manual)
Document Name Document Japanese 78K/IV Series Real-Time Fundamental Installation Debugger 78K/IV Series MX78K4 Fundamental U10603J U10604J U10364J U11779J English U10603E U10604E
Other documents
Document Name Document Japanese SEMICONDUCTORS SELECTION GUIDE Products Packages (CD-ROM) Semiconductor Device Mounting Technology Manual Quality Grades Semiconductor Devices Semiconductor Device Reliability/Quality Control System Guide Prevent Damage Semiconductor Devices Electrostatic Discharge (ESD) Guide Microcontroller-Related Products Third Parties C10535J C11531J C10983J C11892J U11416J X13769X C10535E C11531E C10983E C11892E English
Caution
related documents listed above subject change without notice. sure latest version each document designing.
Data Sheet U11725EJ2V0DS00
NOTES CMOS DEVICES
PRECAUTION AGAINST SEMICONDUCTORS Note: Strong electric field, when exposed device, cause destruction gate oxide ultimately degrade device operation. Steps must taken stop generation static electricity much possible, quickly dissipate once, when occurred. Environmental control must adequate. When dry, humidifier should used. recommended avoid using insulators that easily build static electricity. Semiconductor devices must stored transported anti-static container, static shielding conductive material. test measurement tools including work bench floor should grounded. operator should grounded using wrist strap. Semiconductor devices must touched with bare hands. Similar precautions need taken boards with semiconductor devices HANDLING UNUSED INPUT PINS CMOS Note: connection CMOS device inputs cause malfunction. connection provided input pins, possible that internal input level generated noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar NMOS devices. Input levels CMOS devices must fixed high using pull-up pull-down circuitry. Each unused should connected with resistor, considered have possibility being output pin. handling related unused pins must judged device device related specifications governing devices. STATUS BEFORE INITIALIZATION DEVICES Note: Power-on does necessarily define initial status device. Production process does define initial operation status device. Immediately after power source turned devices with reset function have been initialized. Hence, power-on does guarantee out-pin levels, settings contents registers. Device initialized until reset signal received. Reset operation must executed immediately after power-on devices having reset function.
Purchase components conveys license under Philips Patent Rights these components system, provided that system conforms Standard Specification defined Philips.
IEBus trademark Corporation. Windows registered trademark trademark Microsoft Corporation United States and/or other countries. PC/AT trademark International Business Machines Corporation. HP9000 series HP-UX trademarks Hewlett-Packard Company. SPARCstation trademark SPARC International, Inc. Solaris SunOS trademarks Microsystems, Inc. NEWS NEWS-OS trademarks Sony Corporation.
Data Sheet U11725EJ2V0DS00
Regional Information
Some information contained this document vary from country country. Before using product your application, please contact office your country obtain list authorized representatives distributors. They will verify: Device availability Ordering information Product release schedule Availability related technical literature Development environment specifications (for example, specifications third-party tools components, host computers, power plugs, supply voltages, forth) Network requirements addition, trademarks, registered trademarks, export restrictions, other legal issues also vary from country country.
Electronics Inc. (U.S.)
Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288
Electronics (Germany) GmbH
Benelux Office Eindhoven, Netherlands Tel: 040-2445845 Fax: 040-2444580
Electronics Hong Kong Ltd.
Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044
Electronics Hong Kong Ltd. Electronics (France) S.A.
Velizy-Villacoublay, France Tel: 01-30-67 Fax: 01-30-67 Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411
Electronics (Germany) GmbH
Duesseldorf, Germany Tel: 0211-65 Fax: 0211-65
Electronics (France) S.A. Electronics (UK) Ltd.
Milton Keynes, Tel: 01908-691-133 Fax: 01908-670-290 Spain Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860
Electronics Singapore Pte. Ltd.
United Square, Singapore 1130 Tel: 65-253-8311 Fax: 65-250-3583
Electronics Taiwan Ltd. Electronics Italiana s.r.l.
Milano, Italy Tel: 02-66 Fax: 02-66
Electronics (Germany) GmbH
Scandinavia Office Taeby, Sweden Tel: 08-63 Fax: 08-63
Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951
Brasil S.A.
Electron Devices Division Rodovia Presidente Dutra, 07210-902-Guarulhos-SP Brasil Tel: 55-11-6465-6810 Fax: 55-11-6465-6829
J99.1
Data Sheet U11725EJ2V0DS00
related documents indicated this publication include preliminary versions. However, preliminary versions marked such.
export this product from Japan regulated Japanese government. export this product prohibited without governmental license, need which must judged customer. export re-export this product from country other than Japan also prohibited without license from that country. Please call sales representative.
information this document subject change without notice. Before using this document, please confirm that this latest version. part this document copied reproduced form means without prior written consent Corporation. Corporation assumes responsibility errors which appear this document. Corporation does assume liability infringement patents, copyrights other intellectual property rights third parties arising from device described herein other liability arising from such device. license, either express, implied otherwise, granted under patents, copyrights other intellectual property rights Corporation others. Descriptions circuits, software, other related information this document provided illustrative purposes semiconductor product operation application examples. incorporation these circuits, software, information design customer's equipment shall done under full responsibility customer. Corporation assumes responsibility losses incurred customer third parties arising from these circuits, software, information. While Corporation been making continuous effort enhance reliability semiconductor devices, possibility defects cannot eliminated entirely. minimize risks damage injury persons property arising from defect semiconductor device, customers must incorporate sufficient safety measures design, such redundancy, fire-containment, anti-failure features. devices classified into following three quality grades: "Standard", "Special", "Specific". Specific quality grade applies only devices developed based customer designated "quality assurance program" specific application. recommended applications device depend quality grade, indicated below. Customers must check quality grade each device before using particular application. Standard: Computers, office equipment, communications equipment, test measurement equipment, audio visual equipment, home electronic appliances, machine tools, personal electronic equipment industrial robots Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment medical equipment (not specifically designed life support) Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems medical equipment life support, etc. quality grade devices "Standard" unless otherwise specified NEC's Data Sheets Data Books. customers intend devices applications other than those specified Standard quality grade, they should contact sales representative advance.
98.8
Other recent searches
xxx-5 - xxx-5 xxx-5 Datasheet
SLE4418 - SLE4418 SLE4418 Datasheet
SB220 - SB220 SB220 Datasheet
PM7518 - PM7518 PM7518 Datasheet
M383L1713BT1 - M383L1713BT1 M383L1713BT1 Datasheet
GF10A - GF10A GF10A Datasheet
GF10Y - GF10Y GF10Y Datasheet
CER0234B - CER0234B CER0234B Datasheet
2SJ654 - 2SJ654 2SJ654 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
