8-bit Microcontroller with Bytes In-System Programmable Flash ATmega32
|
|
|
Top Searches for this datasheet
8-bit Microcontroller with Bytes In-System Programmable Flash ATmega32 ATmega32L Summary
2503GS-AVR-11/04
Note: This summary document. complete document available site www.atmel.com.
Configurations
Figure Pinout ATmega32
PDIP
(XCK/T0) (T1) (INT2/AIN0) (OC0/AIN1) (SS) (MOSI) (MISO) (SCK) RESET XTAL2 XTAL1 (RXD) (TXD) (INT0) (INT1) (OC1B) (OC1A) (ICP1) (ADC0) (ADC1) (ADC2) (ADC3) (ADC4) (ADC5) (ADC6) (ADC7) AREF AVCC (TOSC2) (TOSC1) (TDI) (TDO) (TMS) (TCK) (SDA) (SCL) (OC2)
TQFP/MLF
(SS) (AIN1/OC0) (AIN0/INT2) (T1) (XCK/T0) (ADC0) (ADC1) (ADC2) (ADC3) (MOSI) (MISO) (SCK) RESET XTAL2 XTAL1 (RXD) (TXD) (INT0)
(ADC4) (ADC5) (ADC6) (ADC7) AREF AVCC (TOSC2) (TOSC1) (TDI) (TDO)
ATmega32(L)
2503GS-AVR-11/04
(INT1) (OC1B) (OC1A) (ICP1) (OC2)
(SCL) (SDA) (TCK) (TMS)
ATmega32(L)
Overview
ATmega32 low-power CMOS 8-bit microcontroller based enhanced RISC architecture. executing powerful instructions single clock cycle, ATmega32 achieves throughputs approaching MIPS allowing system designer optimize power consumption versus processing speed. Figure Block Diagram
Block Diagram
PORTA DRIVERS/BUFFERS
PORTC DRIVERS/BUFFERS
PORTA DIGITAL INTERFACE
PORTC DIGITAL INTERFACE
AVCC
AREF PROGRAM COUNTER
INTERFACE
STACK POINTER
TIMERS/ COUNTERS
OSCILLATOR
PROGRAM FLASH
SRAM
INTERNAL OSCILLATOR XTAL1
INSTRUCTION REGISTER
GENERAL PURPOSE REGISTERS
WATCHDOG TIMER
OSCILLATOR
XTAL2 CTRL. TIMING RESET
INSTRUCTION DECODER
CONTROL LINES
INTERRUPT UNIT
INTERNAL CALIBRATED OSCILLATOR
STATUS REGISTER
EEPROM
PROGRAMMING LOGIC
USART
COMP. INTERFACE
PORTB DIGITAL INTERFACE
PORTD DIGITAL INTERFACE
PORTB DRIVERS/BUFFERS
PORTD DRIVERS/BUFFERS
2503GS-AVR-11/04
core combines rich instruction with general purpose working registers. registers directly connected Arithmetic Logic Unit (ALU), allowing independent registers accessed single instruction executed clock cycle. resulting architecture more code efficient while achieving throughputs times faster than conventional CISC microcontrollers. ATmega32 provides following features: bytes In-System Programmable Flash Program memory with Read-While-Write capabilities, 1024 bytes EEPROM, byte SRAM, general purpose lines, general purpose working registers, JTAG interface Boundary-scan, On-chip Debugging support programming, three flexible Timer/Counters with compare modes, Internal External Interrupts, serial programmable USART, byte oriented Two-wire Serial Interface, 8-channel, 10-bit with optional differential input stage with programmable gain (TQFP package only), programmable Watchdog Timer with Internal Oscillator, serial port, software selectable power saving modes. Idle mode stops while allowing USART, Two-wire interface, Converter, SRAM, Timer/Counters, port, interrupt system continue functioning. Power-down mode saves register contents freezes Oscillator, disabling other chip functions until next External Interrupt Hardware Reset. Power-save mode, Asynchronous Timer continues run, allowing user maintain timer base while rest device sleeping. Noise Reduction mode stops modules except Asynchronous Timer ADC, minimize switching noise during conversions. Standby mode, crystal/resonator Oscillator running while rest device sleeping. This allows very fast start-up combined with low-power consumption. Extended Standby mode, both main Oscillator Asynchronous Timer continue run. device manufactured using Atmel's high density nonvolatile memory technology. On-chip Flash allows program memory reprogrammed in-system through serial interface, conventional nonvolatile memory programmer, On-chip Boot program running core. boot program interface download application program Application Flash memory. Software Boot Flash section will continue while Application Flash section updated, providing true Read-While-Write operation. combining 8-bit RISC with In-System Self-Programmable Flash monolithic chip, Atmel ATmega32 powerful microcontroller that provides highly-flexible cost-effective solution many embedded control applications. ATmega32 supported with full suite program system development tools including: compilers, macro assemblers, program debugger/simulators, in-circuit emulators, evaluation kits.
Descriptions
Port (PA7.PA0) Digital supply voltage. Ground. Port serves analog inputs Converter. Port also serves 8-bit bi-directional port, Converter used. Port pins provide internal pull-up resistors (selected each bit). Port output buffers have symmetrical drive characteristics with both high sink source capability. When pins used inputs externally pulled low, they will source current internal pull-up resistors activated. Port pins tri-stated when reset condition becomes active, even clock running.
ATmega32(L)
2503GS-AVR-11/04
ATmega32(L)
Port (PB7.PB0) Port 8-bit bi-directional port with internal pull-up resistors (selected each bit). Port output buffers have symmetrical drive characteristics with both high sink source capability. inputs, Port pins that externally pulled will source current pull-up resistors activated. Port pins tri-stated when reset condition becomes active, even clock running. Port also serves functions various special features ATmega32 listed page Port (PC7.PC0) Port 8-bit bi-directional port with internal pull-up resistors (selected each bit). Port output buffers have symmetrical drive characteristics with both high sink source capability. inputs, Port pins that externally pulled will source current pull-up resistors activated. Port pins tri-stated when reset condition becomes active, even clock running. JTAG interface enabled, pull-up resistors pins PC5(TDI), PC3(TMS) PC2(TCK) will activated even reset occurs. tri-stated unless states that shift data entered. Port also serves functions JTAG interface other special features ATmega32 listed page Port (PD7.PD0) Port 8-bit bi-directional port with internal pull-up resistors (selected each bit). Port output buffers have symmetrical drive characteristics with both high sink source capability. inputs, Port pins that externally pulled will source current pull-up resistors activated. Port pins tri-stated when reset condition becomes active, even clock running. Port also serves functions various special features ATmega32 listed page RESET Reset Input. level this longer than minimum pulse length will generate reset, even clock running. minimum pulse length given Table page Shorter pulses guaranteed generate reset. Input inverting Oscillator amplifier input internal clock operating circuit. Output from inverting Oscillator amplifier. AVCC supply voltage Port Converter. should externally connected VCC, even used. used, should connected through low-pass filter. AREF analog reference Converter.
XTAL1 XTAL2 AVCC
AREF
2503GS-AVR-11/04
Register Summary
Address
($5F) ($5E) ($5D) ($5C) ($5B) ($5A) ($59) ($58) ($57) ($56) ($55) ($54) ($53) ($52) $31(1) ($51)(1) ($50) ($4F) ($4E) ($4D) ($4C) ($4B) ($4A) ($49) ($48) ($47) ($46) ($45) ($44) ($43) ($42) ($41) $20(2) ($40)(2) ($3F) ($3E) ($3D) ($3C) ($3B) ($3A) ($39) ($38) ($37) ($36) ($35) ($34) ($33) ($32) ($31) ($30) ($2F) ($2E) ($2D) ($2C) ($2B) ($2A) ($29) ($28) ($27) ($26) ($25) ($24) ($23) ($22)
Name
SREG OCR0 GICR GIFR TIMSK TIFR SPMCR TWCR MCUCR MCUCSR TCCR0 TCNT0 OSCCAL OCDR SFIOR TCCR1A TCCR1B TCNT1H TCNT1L OCR1AH OCR1AL OCR1BH OCR1BL ICR1H ICR1L TCCR2 TCNT2 OCR2 ASSR WDTCR UBRRH UCSRC EEARH EEARL EEDR EECR PORTA DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UCSRA UCSRB UBRRL ACSR ADMUX ADCSRA ADCH ADCL TWDR TWAR
OCIE1A OCF1A RWWSRE TWSTO JTRF COM00
SP11 OCIE1B OCF1B BLBSET TWWC ISC11 WDRF WGM01
SP10 TOIE1 TOV1 PGWRT TWEN ISC10 BORF CS02
IVSEL OCIE0 OCF0 PGERS ISC01 EXTRF CS01
IVCE TOIE0 TOV0 SPMEN TWIE ISC00 PORF CS00
Page
110, 111,
Timer/Counter0 Output Compare Register INT1 INTF1 OCIE2 OCF2 SPMIE TWINT FOC0 INT0 INTF0 TOIE2 TOV2 RWWSB TWEA ISC2 WGM00 INT2 INTF2 TICIE1 ICF1 TWSTA COM01
Timer/Counter0 Bits) Oscillator Calibration Register On-Chip Debug Register ADTS2 COM1A1 ICNC1 ADTS1 COM1A0 ICES1 ADTS0 COM1B1 COM1B0 WGM13 ACME FOC1A WGM12 FOC1B CS12 PSR2 WGM11 CS11 PSR10 WGM10 CS10
54,83,129,196,216
Timer/Counter1 Counter Register High Byte Timer/Counter1 Counter Register Byte Timer/Counter1 Output Compare Register High Byte Timer/Counter1 Output Compare Register Byte Timer/Counter1 Output Compare Register High Byte Timer/Counter1 Output Compare Register Byte Timer/Counter1 Input Capture Register High Byte Timer/Counter1 Input Capture Register Byte FOC2 WGM20 COM21 COM20 WGM21 CS22 CS21 CS20 Timer/Counter2 Bits) Timer/Counter2 Output Compare Register URSEL URSEL UMSEL UPM1 WDTOE UPM0 USBS TCN2UB WDP2 UCSZ1 OCR2UB WDP1 UBRR[11:8] UCSZ0 EEAR9 UCPOL EEAR8 TCR2UB WDP0
EEPROM Address Register Byte EEPROM Data Register PORTA7 DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 Data Register SPIF SPIE RXCIE REFS1 ADEN WCOL TXCIE ACBG REFS0 ADSC DORD UDRE UDRIE ADLAR ADATE MSTR RXEN MUX4 ADIF CPOL TXEN ACIE MUX3 ADIE CPHA UCSZ2 ACIC MUX2 ADPS2 SPR1 RXB8 ACIS1 MUX1 ADPS1 SPI2X SPR0 MPCM TXB8 ACIS0 MUX0 ADPS0 PORTA6 DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 PORTA5 DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 PORTA4 DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 EERIE PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 EEMWE PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 EEWE PORTA1 DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 EERE PORTA0 DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0
USART Data Register
USART Baud Rate Register Byte
Data Register High Byte Data Register Byte Two-wire Serial Interface Data Register TWA6 TWA5 TWA4 TWA3 TWA2 TWA1 TWA0 TWGCE
ATmega32(L)
2503GS-AVR-11/04
ATmega32(L)
Address
($21) ($20)
Name
TWSR TWBR
TWS7
TWS6
TWS5
TWS4
TWS3
TWPS1
TWPS0
Page
Two-wire Serial Interface Rate Register
Notes:
When OCDEN Fuse unprogrammed, OSCCAL Register always accessed this address. Refer debugger specific documentation details OCDR Register. Refer USART description details access UBRRH UCSRC. compatibility with future devices, reserved bits should written zero accessed. Reserved memory addresses should never written. Some Status Flags cleared writing logical them. Note that instructions will operate bits Register, writing back into flag read set, thus clearing flag. instructions work with registers only.
2503GS-AVR-11/04
Instruction Summary
Mnemonics
ADIW SUBI SBCI SBIW ANDI MULS MULSU FMUL FMULS FMULSU RJMP IJMP RCALL ICALL CALL RETI CPSE SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC BRTS BRTC BRVS BRVC Rd,Rr Rd,Rr Rd,Rr Rd,K
Operands
Rdl,K Rdl,K Rd,K Rd,K
Description
Registers with Carry Registers Immediate Word Subtract Registers Subtract Constant from Register Subtract with Carry Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical Registers Logical Register Constant Logical Registers Logical Register Constant Exclusive Registers One's Complement Two's Complement Bit(s) Register Clear Bit(s) Register Increment Decrement Test Zero Minus Clear Register Register Multiply Unsigned Multiply Signed Multiply Signed with Unsigned Fractional Multiply Unsigned Fractional Multiply Signed Fractional Multiply Signed with Unsigned Relative Jump Indirect Jump Direct Jump Relative Subroutine Call Indirect Call Direct Subroutine Call Subroutine Return Interrupt Return Compare, Skip Equal Compare Compare with Carry Compare Register with Immediate Skip Register Cleared Skip Register Skip Register Cleared Skip Register Branch Status Flag Branch Status Flag Cleared Branch Equal Branch Equal Branch Carry Branch Carry Cleared Branch Same Higher Branch Lower Branch Minus Branch Plus Branch Greater Equal, Signed Branch Less Than Zero, Signed Branch Half Carry Flag Branch Half Carry Flag Cleared Branch Flag Branch Flag Cleared Branch Overflow Flag Branch Overflow Flag Cleared
Operation
Rdh:Rdl Rdh:Rdl Rdh:Rdl Rdh:Rdl ($FF R1:R0 R1:R0 R1:R0
Flags
Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None None None None None None None N,V,C,H N,V,C,H N,V,C,H None None None None None None None None None None None None None None None None None None None None None None
#Clocks
1/2/3 1/2/3 1/2/3 1/2/3 1/2/3
ARITHMETIC LOGIC INSTRUCTIONS
R1:R0 R1:R0
Stack Stack (Rr(b)=0) (Rr(b)=1) (P(b)=0) (P(b)=1) (SREG(s) then PCPC+k (SREG(s) then PCPC+k then then then then then then then then then then then then then then then then
R1:R0
BRANCH INSTRUCTIONS
ATmega32(L)
2503GS-AVR-11/04
ATmega32(L)
Mnemonics
BRIE BRID MOVW PUSH SWAP BSET BCLR
Operands
Rd,Y+q Y+q,Rr Z+q,Rr
Description
Branch Interrupt Enabled Branch Interrupt Disabled Move Between Registers Copy Register Word Load Immediate Load Indirect Load Indirect Post-Inc. Load Indirect Pre-Dec. Load Indirect Load Indirect Post-Inc. Load Indirect Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Post-Inc. Load Indirect Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect Post-Inc. Store Indirect Pre-Dec. Store Indirect Store Indirect Post-Inc. Store Indirect Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect Post-Inc. Store Indirect Pre-Dec. Store Indirect with Displacement Store Direct SRAM Load Program Memory Load Program Memory Load Program Memory Post-Inc Store Program Memory Port Port Push Register Stack Register from Stack Register Clear Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Flag Clear Store from Register load from Register Carry Clear Carry Negative Flag Clear Negative Flag Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Signed Test Flag Clear Signed Test Flag Twos Complement Overflow.
Operation
then then Rd+1:Rd Rr+1:Rr (X), (Y), (Z), (Z), R1:R0 Stack Stack I/O(P,b) I/O(P,b) Rd(n+1) Rd(n), Rd(0) Rd(n) Rd(n+1), Rd(7) Rd(0)C,Rd(n+1) Rd(n),CRd(7) Rd(7)C,Rd(n) Rd(n+1),CRd(0) Rd(n) Rd(n+1), n=0.6 Rd(3.0)Rd(7.4),Rd(7.4)Rd(3.0) SREG(s) SREG(s) Rr(b) Rd(b)
Flags
None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) None
#Clocks
DATA TRANSFER INSTRUCTIONS
BIT-TEST INSTRUCTIONS
Clear Twos Complement Overflow SREG Clear SREG Half Carry Flag SREG
2503GS-AVR-11/04
Mnemonics
Operands
Description
Clear Half Carry Flag SREG Operation Sleep Watchdog Reset Break
Operation
Flags
None None None None
#Clocks
CONTROL INSTRUCTIONS SLEEP BREAK
(see specific descr. Sleep function) (see specific descr. WDR/timer) On-Chip Debug Only
ATmega32(L)
2503GS-AVR-11/04
ATmega32(L)
Ordering Information
Speed (MHz) Power Supply Ordering Code ATmega32L-8AC ATmega32L-8PC ATmega32L-8MC 5.5V ATmega32L-8AI ATmega32L-8AU(2) ATmega32L-8PI ATmega32L-8MI ATmega32L-8MU(2) ATmega32-16AC ATmega32-16PC ATmega32-16MI 5.5V ATmega32-16AI ATmega32-16AU(2) ATmega32-16PI ATmega32-16MC ATmega32-16MU(2) Package(1) 40P6 44M1 40P6 44M1 44M1 40P6 44M1 40P6 44M1 44M1 Operational Range Commercial (0oC 70oC)
Industrial (-40oC 85oC)
Commercial (0oC 70oC)
Industrial (-40oC 85oC)
Notes:
This device also supplied wafer form. Please contact your local Atmel sales office detailed ordering information minimum quantities. Pb-free packaging alternative. Complies European Directive Restriction Hazardous Substances (RoHS directive). Also Halide free fully Green.
Package Type 40P6 44M1 44-lead, Thin Profile Plastic Quad Flat Package (TQFP) 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP) 44-pad, Micro Lead Frame Package (MLF)
2503GS-AVR-11/04
Packaging Information
IDENTIFIER
0°~7°
COMMON DIMENSIONS (Unit Measure SYMBOL 0.05 0.95 11.75 9.90 11.75 9.90 0.30 0.09 0.45 1.00 12.00 10.00 12.00 10.00 0.80 1.20 0.15 1.05 12.25 10.10 12.25 10.10 0.45 0.20 0.75 Note Note NOTE
Notes:
This package conforms JEDEC reference MS-026, Variation ACB. Dimensions include mold protrusion. Allowable protrusion 0.25 side. Dimensions maximum plastic body size dimensions including mold mismatch. Lead coplanarity 0.10 maximum.
10/5/2001 2325 Orchard Parkway Jose, 95131 TITLE 44A, 44-lead, Body Size, Body Thickness, Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) DRAWING REV.
ATmega32(L)
2503GS-AVR-11/04
ATmega32(L)
40P6
SEATING PLANE
SYMBOL
COMMON DIMENSIONS (Unit Measure 0.381 52.070 15.240 13.462 0.356 1.041 3.048 0.203 15.494 2.540 4.826 52.578 15.875 13.970 0.559 1.651 3.556 0.381 17.526 Note Note NOTE
Notes:
This package conforms JEDEC reference MS-011, Variation Dimensions include mold Flash Protrusion. Mold Flash Protrusion shall exceed 0.25 (0.010").
09/28/01 2325 Orchard Parkway Jose, 95131 TITLE 40P6, 40-lead (0.600"/15.24 Wide) Plastic Dual Inline Package (PDIP) DRAWING 40P6 REV.
2503GS-AVR-11/04
44M1
Marked Pin#
SEATING PLANE
VIEW
Corner
SIDE VIEW
Option
Triangle
COMMON DIMENSIONS (Unit Measure SYMBOL
Option
Chamfer 0.30)
0.80
0.90 0.02 0.25
1.00 0.05
NOTE
0.18
0.23 7.00
0.32
Option
Notch (0.20
5.00
5.20 7.00
5.40
BOTTOM VIEW
5.00
5.20 0.50
5.40
Note: JEDEC Standard MO-220, Fig. (SAW Singulation) VKKD-1.
0.35 0.20
0.55
0.75
8/19/04 2325 Orchard Parkway Jose, 95131 TITLE 44M1, 44-pad, Body, Lead Pitch 0.50 5.20 Exposed Pad, Micro Lead Frame Package (MLF) DRAWING 44M1 REV.
ATmega32(L)
2503GS-AVR-11/04
ATmega32(L)
Errata
ATmega32, rev.
There errata this revision ATmega32.However, proposal solving problems regarding JTAG instruction IDCODE presented below. IDCODE masks data from input public optional JTAG instruction IDCODE implemented correctly according IEEE1149.1; logic scanned into shift register instead input while shifting Device Register. Hence, captured data from preceding devices boundary scan chain lost replaced all-ones, data succeeding devices replaced all-ones during Update-DR. ATmega32 only device scan chain, problem visible. Problem Workaround Select Device Register ATmega32 (Either issuing IDCODE instruction entering Test-Logic-Reset state controller) read contents Device Register possibly data from succeeding devices scan chain. Note that data succeeding devices cannot entered during this scan, data preceding devices can. Issue BYPASS instruction ATmega32 select Bypass Register while reading Device Registers preceding devices boundary scan chain. Never read data from succeeding devices boundary scan chain upload data succeeding devices while Device Register selected ATmega32. Note that IDCODE instruction default instruction selected Test-Logic-Reset state TAP-controller. Alternative Problem Workaround Device devices boundary scan chain must captured simultaneously (for instance blind interrogation used), boundary scan chain connected such that ATmega32 fist device chain. UpdateDR will still work succeeding devices boundary scan chain long IDCODE present JTAG Instruction Register, Device registered cannot uploaded case.
2503GS-AVR-11/04
Datasheet Revision History
Changes from Rev. 2503F-12/03 Rev. 2503G-11/04
Please note that referring page numbers this section referred this document. referring revision this section referring document revision. "Channel" renamed "Compare unit" Timer/Counter sections, renamed ICP1. Updated Table page Table page Table page 205, Table page 270, Table page 271, Table page 287. Updated Figure page Figure page Updated "Version" page 224. Updated "Calibration Byte" page 256. Added section "Page Size" page 256. Updated "ATmega32 Typical Characteristics" page 294. Updated "Ordering Information" page
Changes from Rev. 2503E-09/03 Rev. 2503F-12/03 Changes from Rev. 2503D-02/03 Rev. 2503E-09/03
Updated "Calibrated Internal Oscillator" page
Updated changed "On-chip Debug System" "JTAG Interface Onchip Debug System" page Updated Table page Updated "Test Access Port TAP" page regarding JTAGEN fuse. Updated description JTD: JTAG Interface Disable page 226. Added note regarding JTAGEN fuse Table page 255. Updated Absolute Maximum Ratings* Characteristics Characteristics "Electrical Characteristics" page 285. Added proposal solving problems regarding JTAG instruction IDCODE "Errata" page
Changes from Rev. 2503C-10/02 Rev. 2503D-02/03
Added EEAR9 EEARH "Register Summary" page Added Chip Erase first step in"Programming Flash" page "Programming EEPROM" page 283. Removed reference "Multi-purpose Oscillator" application note Crystal Oscillator" application note, which exist. Added information about symmetry Timer0 Timer2.
ATmega32(L)
2503GS-AVR-11/04
ATmega32(L)
Added note "Filling Temporary Buffer (Page Loading)" page about writing EEPROM during Page Load. Added "Power Consumption" data "Features" page Added section "EEPROM Write During Power-down Sleep Mode" page Added note about Differential Mode with Auto Triggering "Prescaling Conversion Timing" page 202. Updated Table page 230. 10.Added updated "Packaging Information" page
Changes from Rev. 2503B-10/02 Rev. 2503C-10/02 Changes from Rev. 2503A-03/02 Rev. 2503B-10/02
Updated Characteristics" page 285.
Canged endurance Flash 10,000 Write/Erase Cycles. nr.4 ADHSM SFIOR Register removed. Added section "Default Clock Source" page When using External Clock there some limitations regards change frequency. This described "External Clock" page Table page 287. Added section regarding OCD-system power consumption section "Minimizing Power Consumption" page Corrected typo (WGM-bit setting) for:
"Fast Mode" page (Timer/Counter0) "Phase Correct Mode" page (Timer/Counter0) "Fast Mode" page (Timer/Counter2) "Phase Correct Mode" page (Timer/Counter2)
Corrected Table page (USART). Updated VIL, IIL, parameter Characteristics" page 285. Updated Description OSCCAL Calibration Byte. datasheet, explained take advantage calibration bytes Oscillator selections. This added following sections: Improved description "Oscillator Calibration Register OSCCAL" page "Calibration Byte" page 256. Corrected typo Table Corrected description Table Table Updated Table 118, Table 120, Table 121.
2503GS-AVR-11/04
Added "Errata" page
ATmega32(L)
2503GS-AVR-11/04
Atmel Corporation
2325 Orchard Parkway Jose, 95131, Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
Atmel Operations
Memory
2325 Orchard Parkway Jose, 95131, Tel: 1(408) 441-0311 Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, 80906, Tel: 1(719) 576-3300 Fax: 1(719) 540-1759
Regional Headquarters
Europe
Atmel Sarl Route Arsenaux Case Postale CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500
Microcontrollers
2325 Orchard Parkway Jose, 95131, Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 Chantrerie 70602 44306 Nantes Cedex France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60
Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom
Avenue Rochepleine 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80
Asia
Room 1219 Chinachem Golden Plaza Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, 80906, Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743
Japan
Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
Literature Requests
www.atmel.com/literature
Disclaimer: information this document provided connection with Atmel products. license, express implied, estoppel otherwise, intellectual property right granted this document connection with sale Atmel products. EXCEPT FORTH ATMEL'S TERMS CONDITIONS SALE LOCATED ATMEL'S SITE, ATMEL ASSUMES LIABILITY WHATSOEVER DISCLAIMS EXPRESS, IMPLIED STATUTORY WARRANTY RELATING PRODUCTS INCLUDING, LIMITED IMPLIED WARRANTY MERCHANTABILITY, FITNESS PARTICULAR PURPOSE, NON-INFRINGEMENT. EVENT SHALL ATMEL LIABLE DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES LOSS PROFITS, BUSINESS INTERRUPTION, LOSS INFORMATION) ARISING INABILITY THIS DOCUMENT, EVEN ATMEL BEEN ADVISED POSSIBILITY SUCH DAMAGES. Atmel makes representations warranties with respect accuracy completeness contents this document reserves right make changes specifications product descriptions time without notice. Atmel does make commitment update information contained herein. Atmel's products intended, authorized, warranted components applications intended support sustain life.
Atmel Corporation 2004. rights reserved. Atmel logo combinations thereof, Studio registered trademarks, Everywhere trademarks Atmel Corporation subsidiaries. Microsoft Windows Windows NT®, Windows registered trademarks Microsoft Corporation. Other terms product names trademarks others.
Printed recycled paper.
2503GS-AVR-11/04
Other recent searches
KTD600K - KTD600K KTD600K Datasheet
IRFB11N50A - IRFB11N50A IRFB11N50A Datasheet
IMI4347 - IMI4347 IMI4347 Datasheet
B82793C2 - B82793C2 B82793C2 Datasheet
AVR1010 - AVR1010 AVR1010 Datasheet
Am29LV200B - Am29LV200B Am29LV200B Datasheet
ACPSA04-41SURKWA - ACPSA04-41SURKWA ACPSA04-41SURKWA Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
