Semiconductor MSC7170-xx This version:MSC7170-xx Nov. 1997 Previo
|
|
|
Top Searches for this datasheet
E2C0030-27-Y2
Semiconductor MSC7170-xx
This version:MSC7170-xx Nov. 1997 Previous version: Jul. 1996
Character 16-Digit 2-Line Display Controller/Driver with Keyscan Function
GENERAL DESCRIPTION
MSC7170 display controller/segment driver containing keyscan circuit, designed matrix type vacuum fluorescent (VF) display tube. MSC1164/1165 grid driver allows maximum 16-digit pair displayed, MSC7171 grid driver allows maximum digit pairs displayed.
FEATURES
Able display matrix type characters maximum digits lines (when MSC1164/1165 used) number display digits selectable range digit lines digits lines Standby function Combination MSC7171 grid driver MSC7170 decreases grid driver current during standby mode driver. Display intensity selectable 10-bit digital dimming Display characters selectable from among types internal User programmable, mask option 8-bit synchronous serial data transfer interface keyscan circuit Driver output current (IOH) (SEG1 SEG35) (SEG36) Supply voltage: V±10% VDISP (max.) Package: 100-pin plastic (QFP100-P-1420-0.65-BK) (Product name: MSC7170-xxGS-BK) indicates code number.
1/26
MSC7170-xx
BLOCK DIAGRAM
CURSOR DATA BUFFER DISPLAY DATA BUFFER
KBINT RESET
SCANNER
VDISP SEG1-1 SEG1-2
LATCH DRIVER
LATCH CHARACTER GENERATOR
SEG1-36
ENABLE SIMO SCLK SOMI
SHIFT REGISTER
DISPLAY DATA BUFFER CURSOR DATA BUFFER
LATCH
SEG2-1 SEG2-2
DRIVER
LATCH
LATCH COMMAND DECODER CONTROLLER
SEG2-36 VSS1
ADDRESS SELECTOR WRITE ADDRESS COUNTER DIGIT COUNT REGISTER DUTY CYCLE COUNTER READ ADDRESS COUNTER GRID DRIVER INTERFACE
TIMING GENERATOR
ADDRESS COMPARE
STANDBY DATA CLOCK
VSS2 OSCI
BLANK DUTY BLANK GENERATOR
OSCO SYNC
FILAMENT SYNC
DUTY
2/26
CONFIGURATION (TOP VIEW)
VDISP 2-21 2-22 2-23 2-24 2-25 2-26 2-27 2-28 2-29 2-30 2-31 2-32 2-33 2-34 2-35 2-20 2-19 2-18 2-17 2-16 2-15 2-14 2-13 2-12 2-11 2-10
MSC7170-xx
ROW1 ROW2 ROW3 ROW4 ROW5 COL1 COL2 COL3 COL4 COL5 COL6 KBINT ENABLE SIMO SCLK SOMI RESET OSCI
OSCO
SYNC DATA CLOCK DUTY STANDBY VSS2 1-21 1-36 1-22 1-23 1-24 1-25 1-26 1-27 1-28 1-29 1-30 1-31 1-32 1-33 1-34 1-35 1-20 1-19 1-18 1-17 1-16 1-15 1-14 1-13
2-36 VSS1 1-10 1-11
100-Pin Plastic
Note:
SEGn-x sequence depends code content altered changing segment number relationship number. Correspondence between Segment Output Display Tube Dots. 3/26
1-12
MSC7170-xx
DESCRIPTIONS
2-36 38-39 41-72 Symbol VDISP SEG2-1 SEG2-35 SEG2-36 SEG1-1 SEG1-2 VSS1 SEG1-3 SEG1-35 SEG1-36 SEG1-21 VSS2 STANDBY DUTY CLOCK DATA SYNC OSCO OSCI RESET SOMI SCLK SIMO Chip select input pin. Interface microprocessor possible only when logic level applied this pin. SOMI output tri-stated when ENABLE logic high level that multiple devices network. Interrupt request output microprocessor keyscan data read out. Keyscanning started when depressed released. After completion cycle, KBINT goes logic level indicate keyscan data available. KBINT remains until execution Keyscan Data Output command. Column input pins from switch matrix. pull-up resistor built that logic high state except when depressed logic level input pin. High voltage power supply tube anode driver outputs. These pins connected directly tube. tube cursor driver output. tube anode driver outputs. These pins connected directly tube. High voltage ground tube anode driver outputs. These pins connected directly tube. tube cursor driver output. tube anode driver output. This connected directly tube. Logic supply ground. Grid driver standby output pin. logic high level this output forces grid driver (MSC7171) into power standby mode. Duty cycle output pin. Grid driver clock output pin. Grid driver data output pin. filament synchronization input pin. Oscillator output pin. Oscillator input pin. Reset input pin. data output pin. Keyscan data shifted falling edge SCLK. clock input pin. Data shifted SIMO rising edge SCLK. data input pin. Command data shifted rising edge SCLK. Connects crystal ceramic resonator) oscillator capacitor. These pins have internal feedback resistors. Description
ENABLE
KBINT
89-94
COL6-1
4/26
MSC7170-xx
95-99
Symbol ROW5-1
Description scanning signal output pins switch matrix. When depressed released, keyscanning started continued until Keyscan Data Output command executed. outputs logic level when keyscanning stopped. Logic voltage supply.
5/26
MSC7170-xx
ABSOLUTE MAXIMUM RATINGS
Parameter Logic Supply Voltage Driver Supply Voltage Input Voltage Power Dissipation Package Thermal Resistance Driver Output Current Storage Temperature Symbol VDISP Rj-a TSTG Condition Applies inputs SEG1-1 SEG1-35 SEG2-1 SEG2-35 SEG1-36, SEG2-36 Rating -0.3 -0.3 -0.3 VDD+0.3 Unit °C/W
Notes: Voltage that applied Stresses beyond rating cause permanent damage device. Package thermal resistance between junction atomsphere. Junction temperature following expression must exceed 150°C: Rj-a maximum power consumption)
RECOMMENDED OPERATING CONDITIONS
Parameter Logic Circuit Supply Voltage Driver Supply Voltage Operating Temperature Symbol VDISP Condition Usable only logic power terminal Usable only driver power terminal Range Unit
6/26
MSC7170-xx
ELECTRICAL CHARACTERISTICS
Characteristics
(Ta=-40 85°C, VDD=4.5 VDISP=7 Parameter Input Voltage Input Voltage Input Current Symbol IIH1 IIH2 Input Current IIL1 IIL2 VOH1 VOH2 Output Voltage VOH3 VOH4 VOL1 VOL2 Output Voltage VOL3 VOL4 VDD=5.5 VIN=VDD VDD=5.5 VIN=0.5 IOH=-500 IOH=-1 IOH=-15 IOH=-200 IOL=500 IOL=100 IOL=3 IOL=200 SEGs 16-digit display, maximum brightness, load, fosc=4 SEGs power mode SEGs 16-digit display, maximum brightness, load, fosc=4 SEGs Condition Min. VDD-0.6 VDISP-3 VDISP-4 Max. -160 VSS+0.6 Unit Applied inputs inputs SIMO, SCLK, ENABLE, RESET COL1-6, SYNC SIMO, SCLK, ENABLE, RESET COL1-6, SYNC OSCO SEGn-1 n-35, n=1, SEG1-36, SEG2-36 DUTY, SOMI, KBINT DATA, CLOCK, STANDBY OSCO SEGn-1 n-35, n=1, SEG1-36, SEG2-36 ROW1-5, DUTY, SOMI, KBINT,DATA, CLOCK, STANDBY
IDD1
VDD-VSS
Power Supply
IDD2 IDD3
IDISP1
VDISP-VSS
IDISP2
7/26
Semiconductor Characteristics (1/2)
MSC7170-xx
(Ta=-40 85°C, VDD=4.5 5.5V, VDISP=7 fOSC=4 MHz, 12-digit display) Parameter ENABLE Setup Time ENABLE Hold Time SCLK Frequency SCLK Pulse Width SCLK Rise/Fall Time SIMO Setup Time SIMO Hold Time SOMI Output Enable SOMI Output Disable SCLK SOMI Delay Byte Length Byte Delay SYNC Frequency Symbol tcr/tcf tBYTE tDELAY tSYNC Condition Fig. (Data Transfer Timing) Fig. (Data Transfer Timing) Fig. (Data Transfer Timing) Fig. (Data Transfer Timing) Fig. (Data Transfer Timing) Fig. (Data Transfer Timing) Fig. (Data Transfer Timing) Enable SOMI valid Enable SOMI tri-state Fig. (Data Transfer Timing) Fig. (Example Data Transfer) Fig. (Example Data Transfer) Duty cycle=50%, fOSC-4 12-digit display fOSC=4 Fig. (Duty Cycle Timing) CI=20pF Self-oscillation fOSC=4 MHz, Fig. (12-digit Display Cycle Timing) fOSC=4 Fig. (12-digit Display Cycle Timing) tBLANK=48/fOSC fOSC=4 Fig. (Duty Cycle Timing) fOSC=4 Fig. (12-digit Display Cycle Timing) fOSC=4 Fig. (Duty Cycle Timing) fOSC=4 Fig. (Duty Cycle Timing) fOSC=4 Fig. (Duty Cycle Timing) fOSC=4 Fig. (Keyscan Timing) Min. Typ. Max. Unit
SEGn Pulse Width Operating Frequency DUTY Period
tSEG tOSC tGRID
Blank Interval (min.)
tBLANK
DATA Pulse Width High
tDATA tCLOCK tSCAN
DATA Period
3072
DATA CLOCK Delay CLOCK Pulse Width CLOCK Cycle Keyscan Cycle Time
8/26
Semiconductor Characteristics (2/2)
MSC7170-xx
(Ta=-40 85°C, VDD=4.5 VDISP=7 fOSC=4 MHz, 12-digit display) Parameter Keyscan Pulse Width Symbol tSPW tWAKE tr/tf Condition fOSC=4 MHz, Fig. (Keyscan Timing) Keypress KBINT level fOSC=4 Min. Typ. Max. Unit
Ceramic resonator Crystal
Wake-up Time
Slew Rate (SEGn-1 SEGn-35) Slew Rate (SEGn-36) Slew Rate (DUTY, DATA, CLOCK) Input Capacitance
CL=20 VDISP=60 VOL=6 VOH=50 CL=20 VDISP=60 VOL=6 VOH=50 VOL=0.1 VDD, VOH=0.9 VDD, CL=10 pins
minimum value when digits other than digits displayed, refer following expression. fOSC tSYNC (Min)> 1024 (digit display number)
9/26
MSC7170-xx
TIMING DIAGRAM
ENABLE
3.8V 0.8V
SIMO
3.8V 0.8V
SCLK
3.8V 0.8V
SOMI
3.8V 0.8V
Figure Data Transfer Timing
ENABLE SOMI SCLK tDELAY SIMO tBYTE
Figure Data Transfer Example
DUTY DATA CLOCK tBLANK tGRID tDATA
Figure 12-Digit (n=12) Display Cycle Timing
10/26
MSC7170-xx
tGRID DUTY tBLANK DATA CLOCK GRID1
Figure GRID1 Interval Timing
(fosc) DATA CLOCK tBLANK DUTY tDGL GRIDn SEGn-1 n-35 SEGn-36
GRID12
tDGH
GRID1
tSEG
Note:
(fOSC) internal MSC7170 visible externally. GRIDn outputs tDGL tDGH timig parameters MSC7171 (grid driver). Figure Duty Cycle Timing
11/26
MSC7170-xx
ROW1 ROW2 ROW3 ROW4 ROW5 KBINT
tSCAN tSPW
Figure Keyscan Timing
Depressed KBINT SCAN ENABLE Command Command Active Active Depressed
Figure 7-1. Single Keypress/Single Read
Depressed KBINT SCAN ENABLE Null Command Command Active
Figure 7-2. Single Keypress/Multiple Read
12/26
MSC7170-xx
Depressed Depressed KBINT SCAN ENABLE Command Command Active
Figure 7-3. Multiple Keypress/Multiple Interrupt Figure Typical Cases Keyscan Operation
13/26
MSC7170-xx
FUNCTIONAL DESCRIPTION
MSC7170 (Dot Matrix Segment Driver) conjunction with MSC7171 (Dot Matrix Grid Driver) capable controlling variety matrix displays keyboards. MSC7170 designed drive anodes matrix digits lines. Each digit matrix anodes, dots, which requires total segment driver outputs. There extra segment outputs supplying drive dedicated annunciators. grid drivers MSC7171 controlled MSC7170 through two-line serial interface duty cycle control line, DUTY (see APPLICATION CIRCUIT). Additionally, MSC7170 provides 10-bit digital dimming display data, keyscan function allowing control pads low-power standby mode. MSC7170 controlled through standard interface. MSC7170 internal timings generated through external (typ) ceramic oscillator. display cycle defined 16384 periods (250 reference increments 1024 periods, each pair digits displayed. Display intensity determined duty cycle DUTY output within display increment divided total number increments, character pairs, displayed (see Display Duty Cycle Number Display Digit Pairs commands below). maximum duty cycle defined 1024 increments 95.3 percent. MSC7170 capable synchronizing DUTY signal with filament avoid visible flicker during dimming conditions. This required tubes greater than equivalent digits, length. Synchronization accomplished alternately initiating display cycles coincident with rising falling edges filament voltage. Upon completion rising/falling edge display cycle, MSC7170 will wait falling/rising edge before initiating next display cycle. MSC7170 detects rising falling edges CMOScompatible SYNC input derived directly from filament voltage. amount hold time between display cycles varies between delay minimum period filament voltage maximum. amount delay should consistent display cycles assuming that filament frequency well defined. MSC7170 controlled through Serial Peripheral Interface (SPI) compatible communications port. high-speed synchronous serial port that shifts serial stream eight data bits into device transfer rate programmed controlling device. figure below shows typical connection communications between master (radio microprocessor) slave (MSC7170). Three pins associated with interface slave-in master-out (SIMO), slave-out master-in (SOMI), serial clock (SCLK). Additionally, separate input used enable MSC7170 communicate with microprocessor through this interface.
14/26
MSC7170-xx
MASTER SIMO Serial Input Buffer Enable Slave In/Master SIMO
SLAVE
Serial Input Buffer
Shift Register
SOMI SCLK
Slave Out/Master
SOMI
Shift Register
Serial Clock
Microprocessor
SCLK
MSC7170
Master/Slave Connection microprocessor provides serial clock (500 typ.) devices network with CLOCK POLARITY (inactive level high). Data transferred from master (microprocessor) salve (MSC7170) over SIMO line, while data transferred from slave master over SOMI line. Data clocked transmitting device falling edge SCLK latched into receiving device with rising edge SCLK. data transmissions made (b7) first. typical data transfer cycle between microprocessor MSC7170 initiated first bringing ENABLE line low. first byte transmitted defines command operation executed. remaining bytes received, prior ENABLE being returned high, treated data bytes that operation. Each command operation executed requires separate ENABLE transfer cycle. maximum waiting period between byte transfers, measured from LSB, msec. activity SCLK SIMO pins while ENABLE high ignored. Additionally, SOMI shall tri-state condition when ENABLE high that other devices network drive line without contention. MSC7170 controls pads controls pads scan circuit. COL1 (inputs) ROW1 (outputs) connected external switch matrix with impedance 500W max. ROW1 outputs start scanning only when depression release detected. Upon completion first keyscan cycle, Figure keyboard interrupt, KBINT, output pulled indicate availability keyscan data. keyscan circuit continues scan KBINT remains until keyscan data been read using Keyscan Data Output Command. event multiple depression, second interrupt will generated following clearing first interrupt. stuck switch will generate multiple interrupts since only state transitions detected keyscan circuitry. Keyscan data read without stopping keyscan using Null Command. keyscan data transmitted microprocessor rows shown Output Data Bytes section. output keyscan data wraps around first byte transactions more than bytes. After completion last keyscan cycle outputs level.
15/26
MSC7170-xx
switch data latched internally transfer microprocessor port. microprocessor KBINT interrupt request polling MSC7170 determine when keyscan information available. alternative polling, MSC7170 continuously outputs status byte during transaction, with exceptions Null Command Keyscan Data Output Command. zeros (00h) byte indicates presence keyscan information while ones (FFh) indicate keyscan information. Null Keyscan Data Output commands, first byte output still status byte followed five bytes containing data from five keyscan rows described above Output Data Bytes section. status byte reset upon completion Keyscan Data Output command same fashion KBINT. MSC7170 also commanded into power "standby" mode (see Mode command). this mode operation, including internal oscillator, MSC7170 ceases. only exception scan detection circuitry which, activity (depress release), will cause MSC7170 return normal operation. MSC7170 will fully operational within msec (max) after return normal operation. wake-up cycle includes full scan matrix. KBINT will pulled indicate full wake-up. Normal operation also resumed when ENABLE line taken low. this case, scan matrix executed, KBINT line pulled indicate full wake-up. RESET ENABLE lines shall maintained logic high levels during standby operation. segment outputs high impedance state while standby mode. interface lines (SLCK, SIMO, SOMI) will interfere with operation network when standby mode properly selected. ensure correct operation network, standby mode MSC7170 should always selected before logic supply switched off. following sequence events should followed enter standby mode: duty cycle zero percent Turn high voltage (VDISP) Send power (standby) "on" command
Following wake-up, high voltage should turned prior setting duty cycle greater than zero percent. MSC7170 commanded into Blank Lamp Test modes. Blank mode, DUTY SEGn-1 SEGn-35 outputs remain continuous level while SEGn36 outputs assume high level. outputs remain this level until command deselected. Lamp Test mode, DUTY output assumes maximum duty cycle condition SEGn outputs forced condition regardless input data. MSC7170 accepts reset signal from microprocessor other controller. There shall internal pull-up resistor this signal. state MSC7170 following reset follows: segment driver outputs number display digits display duty cycle Display Data Buffers cleared registers reset Keyscan registers reset
16/26
MSC7170-xx
MSC7170 protected against thermal overload other failure caused extreme display configurations (e.g. Lamp Test) output short circuits high voltage supply, ground, another output. These shall performance degradation once short circuit removed.
17/26
Semiconductor Commands Description
Instruction Address Setup Character Code Setup Display Duty Cycle Setup Display Digits Setup Mode Setup Byte Cursor Setup Keyscan Data Output Null C1-7 C2-7 C1-6 C2-6 C1-5 C2-5 C1-4 C2-4 C1-3 C2-3 C1-2 C2-2
MSC7170-xx
C1-1 C1-9 C2-1 C2-9
C1-0 C1-8 C2-0 C2-8
C1-15 C1-14 C1-13 C1-12 C1-11 C1-10 C2-15 C2-14 C2-13 C2-12 C2-11 C2-10
Address Setup Command This command used setup start position display character code writing must executed before desired character code sent. applications using less than full 16-digit pair capability, only first memory locations used. example, 12-digit pair selected, only addresses through used. display data (SEG1 outputs) stored addresses through while display data (SEG2 outputs) stored addresses through bytes following Bytes treated character code data bytes. Address after reset.
Byte Byte
00000=00h=0 11111=1Fh=31
18/26
MSC7170-xx
Character Code Setup Command This command used specify character displayed display location previously specified Address Setup command. built-in automatic address increment function simplifies writing more than display character code. bytes transmitted after Byte treated character code data successive locations. internal address counter will automatically incremented from address using Address command through address character 32), while executing valid write cycles, regardless number digit pairs defined using Number Display Digits Setup command. event that additional data input MSC7170 following valid write address address counter will wraparound continue increment address etc.) with write cycles disabled. This prevents overwriting memory.
Byte Byte
8-bit character code Select codes
Display Duty Cycle Setup Command This command used duty cycle display. time allocated 1-digit display 1024T, where period internal oscillator (fOSC). display time each digit specified 976T increment Entries greater than default 976. display duty cycle calculated dividing input duty cycle value, 1024 times number digits, commanded display. Note that percent duty cycle depends many digits (characters) displayed.
Byte Byte
19/26
Semiconductor Number Display Digits Setup Command
MSC7170-xx
This command used number digits displayed. number digits selectable ranges from
Byte
0000=0h=16-digit pair 0001=1h=1-digit pair 1111=Fh=15-digit pair
Mode Setup Command This command used select operation mode MSC7170. Lamp Test Blank modes turns segments each displayable digit Number Display Digits Setup command) states respectively. contents display buffer affected either these modes. normal operation mode returns after reset. Power mode described earlier.
Byte Mode Normal operation Lamp test (All display power Normal operation Blank (All display OFF) Normal operation Normal operation Normal operation
20/26
Semiconductor Cursor Setup Command
MSC7170-xx
This command used specify on/off state cursor segments (SEGn-36) display. cursor outputs issued inversely allow external transistor used applications requiring high current drive capability. Therefore, logic high, given position will turn associated cursor. applications requiring current (less than drive capability, cursor outputs drive display tube directly. these applications, setting turns cursor.
Byte Byte Byte Byte Byte C1-7 C2-7 C1-6 C2-6 C1-5 C2-5 C1-4 C2-4 C1-3 C2-3 C1-2 C2-2 C1-1 C1-9 C2-1 C2-9 C1-0 C1-8 C2-0 C2-8
C1-15 C1-14 C1-13 C1-12 C1-11 C1-10 C2-15 C2-14 C2-13 C2-12 C2-11 C2-10
Keyscan Data Output Command This command used read keyscan data interface effect operation state display portion MSC7170. Upon completion this command KBINT output reset non-active state keyscan function stopped. bytes after Byte ignored.
Byte
NULL Command This command same function Keyscan Data Output command with exception that KBINT reset keyscan function continues scan matrix. keyscan stop momentarily prevent changing data while data output progress. bytes after Byte ignored.
Byte
21/26
Semiconductor Output Data Byte Description Status output
MSC7170-xx
following byte output from MSC7170 during execution every command with exceptions Keyscan Data Output Null commands. status byte issued each byte input command sequence.
Byte
Status
indicates change status from last transaction change, change
Keyscan data output following bytes output from MSC7170 during execution Keyscan Data Output Null commands. output keyscan data wraps around byte transactions more than bytes.
Byte Byte Byte Byte Byte
i=ROW1 =Col1 sij=1: Switch sij=0: Switch
22/26
Semiconductor Character Codes Character Patterns (for Code Standard)
MSB:
LSB:
MSC7170-xx
Note:
These character patterns user programmable selected mask option. 23/26
Semiconductor Correspondence between Segment Outputs Display Tube Dots
MSC7170-xx
Dot: Pin:
SEGn-1
SEGn-2
SEGn-3
SEGn-4
SEGn-5
Dot: Pin:
SEGn-6
SEGn-7
SEGn-8
SEGn-9
SEGn-10
Dot: Pin:
SEGn-11
SEGn-12
SEGn-13
SEGn-14
SEGn-15
Dot: Pin:
SEGn-16
SEGn-17
SEGn-18
SEGn-19
SEGn-20
Dot: Pin:
SEGn-21
SEGn-22
SEGn-23
SEGn-24
SEGn-25
Dot: Pin:
SEGn-26
SEGn-27
SEGn-28
SEGn-29
SEGn-30
Dot: Pin:
SEGn-31
SEGn-32
SEGn-33
SEGn-34
SEGn-35
24/26
MSC7170-xx
APPLICATION CIRCUIT
KEYBOARD MATRIX VDISP
DISPLAY VOLTAGE FILAMENT SUPPLY VGRID FIL1 FIL2
From microprocessor
SIMO SOMI SCLK ENABLE RESET KBINT OSCl OSCO
VDISP SYNC SEG1-36
MSC7170
SEG2-36
FILAMENT SEG1-1 SEG1-35 SEG2-1 SEG2-35 STANDBY DATA CLOCK DUTY VSS1 STANDBY DATA CLOCK DUTY GRID1-12
MATRIX DISPLAY TUBE
VSS2 RESONATOR
MSC7171
VDISP
25/26
MSC7170-xx
PACKAGE DIMENSIONS
(Unit
QFP100-P-1420-0.65-BK
Mirror finish
Package material Lead frame material treatment Solder plate thickness Package weight
Epoxy resin alloy Solder plating more 1.29 TYP.
Notes Mounting Surface Mount Type Package SOP, QFP, TSOP, SOJ, (PLCC), surface mount type packages, which very susceptible heat reflow mounting humidity absorbed storage. Therefore, before perform reflow mounting, contact Oki's responsible sales person product name, package name, number, package code desired mounting conditions (reflow method, temperature times).
26/26
Other recent searches
STPS1100U - STPS1100U STPS1100U Datasheet
SN74ACT00 - SN74ACT00 SN74ACT00 Datasheet
Si1551DL - Si1551DL Si1551DL Datasheet
SCHS306C - SCHS306C SCHS306C Datasheet
PCI4410 - PCI4410 PCI4410 Datasheet
LTC4012 - LTC4012 LTC4012 Datasheet
LTC4012-1 - LTC4012-1 LTC4012-1 Datasheet
LTC4012-2 - LTC4012-2 LTC4012-2 Datasheet
EL13D8 - EL13D8 EL13D8 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
