SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER Ful

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER Ful

Datasheet Thumbnail

Top Searches for this datasheet

ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
Fully integrated LVCMOS/LVTTL outputs; (12) clock, feedback, sync Selectable LVCMOS/LVTTL differential CLK, nCLK inputs CLK0, CLK1 accept following input levels: LVCMOS LVTTL CLK, nCLK pair accept following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL Output frequency range: 8.33MHz 125MHz range: 200MHz 480MHz Output skew: 550ps (maximum) Cycle-to-cycle jitter: ±100ps (typical) Full 3.3V supply voltage -40°C 85°C ambient operating temperature compatible with MPC973 Compatible with PowerPCand PentiumMicroprocessors
GENERAL DESCRIPTION
HiPerClockS
ICS87973I LVCMOS/LVTTL clock generator member HiPerClockSfamily High Performance Clock Solutions from ICS. ICS87973I three selectable inputs provides LVCMOS/LVTTL outputs.
ICS87973I highly flexible device. three selectable inputs differential single ended inputs) often used systems requiring redundant clock sources. three different output frequencies generated among three output banks. three output banks feedback output each have their output dividers which allows device generate multitude different bank frequency ratios output-to-input frequency ratios. addition, outputs Bank (QC2, QC3) selected inverting non-inverting. output frequency range 8.33MHz to125MHz. input frequency range 5MHz 120MHz. ICS87973I also QSYNC output which used system synchronization purposes. monitors Bank Bank outputs goes period prior coincident rising edges Bank Bank clocks. QSYNC then goes high again when coincident rising edges Bank Bank occur. This feature used primarily applications where Bank Bank running different frequencies, particularly useful when they running non-integer multiples another. Example Applications: System Clock generator: 16.66MHz reference clock generate eight 33.33MHz copies four 100MHz copies PCI-X. Line Card Multiplier: Multiply differential 62.5MHz from back plane single-ended 125MHz line Card ASICs Gigabit Ethernet Serdes. Zero Delay buffer Synchronous memory: twelve 100MHz copies from memory controller reference clock memory chips memory module with zero delay.
ASSIGNMENT
EXT_FB GNDO GNDO GNDO VDDO VDDO
FSEL_B1 FSEL_B0 FSEL_A1 FSEL_A0 VDDO GNDO VDDO GNDO VCO_SEL
FSEL_FB0
FSEL_FB1 QSYNC GNDO VDDO FSEL_C0 FSEL_C1 VDDO GNDO INV_CLK
ICS87973I
52-Lead LQFP 10mm 10mm 1.4mm package body package View
87973DYI
GNDI
nMR/OE
FRZ_CLK
FRZ_DATA
FSEL_FB2
PLL_SEL
REF_SEL
CLK_SEL
CLK0
CLK1
nCLK
REV. JULY 2003
VDDA
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
BLOCK DIAGRAM
VCO_SEL PLL_SEL REF_SEL nCLK CLK0 CLK1 CLK_SEL EXT_FB PHASE DETECTOR
SYNC SYNC SYNC SYNC
SYNC SYNC SYNC SYNC
FSEL_FB2
nMR/OE POWER-ON RESET FSEL_B0:1 FSEL_C0:1 FSEL_FB0:2 DATA GENERATOR SYNC PULSE
SYNC
SYNC SYNC
FSEL_A0:1
SYNC
QSYNC
FRZ_CLK OUTPUT DISABLE CIRCUITRY
FRZ_DATA
INV_CLK
87973DYI
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
nMR/OE
SIMPLIFIED BLOCK DIAGRAM
FSEL_A[0:1]
nCLK CLK0 CLK1 CLK_SEL REF_SEL
RANGE 200MHz 480MHz
FSEL_
SYNC SYNC SYNC SYNC
EXT_FB
FSEL_B[0:1]
VCO_SEL
PLL_SEL
FSEL_
SYNC SYNC SYNC SYNC
FSEL_C[0:1]
FSEL_
SYNC
SYNC SYNC
INV_CLK FSEL_FB[0:2]
FSEL_
FRZ_CLK FRZ_DATA
OUTPUT DISABLE CIRCUITRY SYNC
QSYNC
87973DYI
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
Type Power Input Input Input Input Pullup Pullup Pullup Pullup Description Power supply ground. Master reset output enable. When HIGH, enables outputs. When LOW, resets outputs tristate resets output divide circuitry. Enables disables outputs. LVCMOS LVTTL interface levels. Clock input freeze circuitry. LVCMOS LVTTL interface levels. Configuration data input freeze circuitry. LVCMOS LVTTL interface levels. Select pins control Feedback Divide value. LVCMOS LVTTL interface levels. Selects between reference clocks input output dividers. When HIGH, selects PLL. When LOW, bypasses PLL. LVCMOS LVTTL interface levels. Selects between CLK0 CLK1 CLK, nCLK inputs. When HIGH, selects CLK, nCLK. When LOW, selects CLK0 CLK1. LVCMOS LVTTL interface levels. Clock select input. Selects between CLK0 CLK1 phase detector reference. When LOW, selects CLK0. When HIGH, selects CLK1. LVCMOS LVTTL interface levels. Reference clock inputs. LVCMOS LVTTL interface levels.
TABLE DESCRIPTIONS
Number Name GNDI nMR/OE FRZ_CLK FRZ_DATA FSEL_FB2, FSEL_FB1, FSEL_FB0 PLL_SEL
Input
Pullup
REF_SEL
Input
Pullup
CLK_SEL CLK0,CLK1 nCLK VDDA INV_CLK GNDO QC3, QC2, QC1, VDDO FSEL_C1, FSEL_C0 QSYNC EXT_FB QB3, QB2, QB1, FSEL_B1, FSEL_B0 FSEL_A1, FSEL_A0 QA3, QA2, QA1, VCO_SEL
Input Input Input Input Power Input Power Output Power Input Output Power Output Input Output Input Input Output Input
Pullup Pullup
Pullup Non-inver ting differential clock input. Pullup/ Inver ting differential clock input. VDD/2 default when left floating. Pulldown Analog supply pin. Inver clock select outputs. Pullup LVCMOS LVTTL interface levels. Power supply ground. Bank clock outputs. typical output impedance. LVCMOS LVTTL interface levels. Output supply pins. Pullup Select pins Bank outputs. LVCMOS LVTTL interface levels. Synchronization output Bank Bank Refer Figure Timing Diagrams. LVCMOS LVTTL interface levels. Core supply pins. Feedback clock output. LVCMOS LVTTL interface levels. Pullup Extended feedback. LVCMOS LVTTL interface levels. Bank clock outputs.7 typical output impedance. LVCMOS LVTTL interface levels. Select pins Bank outputs. LVCMOS LVTTL interface levels. Select pins Bank outputs. LVCMOS LVTTL interface levels. Bank clock outputs.7 typical output impedance. LVCMOS LVTTL interface levels. Selects VCO. When HIGH, selects When LOW, selects LVCMOS LVTTL interface levels.
Pullup Pullup
Pullup
NOTE: Pullup Pulldown refer internal input resistors. table Characteristics, typical values.
87973DYI
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
Test Conditions Minimum Typical VDD, VDDA, VDDO 3.465V Maximum Units
TABLE CHARACTERISTICS
Symbol RPULLUP RPULLDOWN ROUT Parameter Input Capacitance Input Pullup/Pulldown Resistor Power Dissipation Capacitance (per output) Output Impedance
TABLE OUTPUT BANK CONFIGURATION SELECT FUNCTION TABLE
Inputs FSEL_A1 FSEL_A0 Outputs Inputs FSEL_B1 FSEL_B0 Outputs Inputs FSEL_C1 FSEL_C0 Outputs
TABLE FEEDBACK CONFIGURATION SELECT FUNCTION TABLE
Inputs FSEL_FB2 FSEL_FB1 FSEL_FB0 Outputs
TABLE CONTROL INPUT SELECT FUNCTION TABLE
Control VCO_SEL REF_SEL CLK_SEL PLL_SEL nMR/OE INV_CLK Logic VCO/2 CLK0 CLK1 CLK0 BYPASS Master Reset/Output Non-Inver QC2, Logic CLK, nCLK CLK1 Enable Enable Outputs Inver QC2,
87973DYI
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
MODE
fVCO
QSYNC
MODE
QSYNC
MODE
QC(÷2) QA(÷4) QSYNC
MODE
QC(÷2) QA(÷8) QSYNC
MODE
QC(÷2) QA(÷8) QSYNC
MODE
QA(÷6) QC(÷8) QSYNC
MODE
QA(÷12) QC(÷2) QSYNC
FIGURE TIMING DIAGRAMS
87973DYI
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
4.6V -0.5V -0.5V VDDO 0.5V 42.3°C/W lfpm) -65°C 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings cause permanent damage device. These ratings stress specifications only. Functional operation product these conditions conditions beyond those listed Characteristics Characteristics implied. Exposure absolute maximum rating conditions extended periods affect product reliability.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, Inputs, Outputs, Package Thermal Impedance, Storage Temperature, TSTG
TABLE POWER SUPPLY CHARACTERISTICS, VDDA VDDO 3.3V±5%, -40°C 85°C
Symbol VDDA VDDO IDDA Parameter Core Supply Voltage Analog Supply Voltage Output Supply Voltage Power Supply Current Analog Supply Current power pins Test Conditions Minimum 3.135 2.935 3.135 Typical Maximum 3.465 3.465 3.465 Units
NOTE: Special thermal handling required some configurations.
TABLE CHARACTERISTICS, VDDA VDDO 3.3V±5%, -40°C 85°C
Symbol Parameter VCMR Input High Voltage Input Voltage Input Current Output High Voltage Output Voltage Peak-to-Peak Input Voltage; NOTE Common Mode Input Voltage; NOTE -20mA 20mA CLK, nCLK CLK, nCLK 0.6V Test Conditions Minimum Typical Maximum ±120 Units
NOTE Common mode voltage defined VIH. NOTE single ended applications, maximum input voltage nCLK 0.3V.
TABLE INPUT FREQUENCY CHARACTERISTICS, VDDA VDDO 3.3V±5%, -40°C 85°C
Test Conditions Minimum Typical Maximum Units CLK0, CLK1, Input Frequency CLK, nCLK; NOTE FRZ_CLK NOTE Input frequency depends feedback divide ratio ensure "clock Feedback Divide" range 200MHz 480MHz. Symbol Parameter
87973DYI
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
Test Conditions Minimum Typical Maximum -130 -225 ±100 0.8V 0.15 Units
TABLE CHARACTERISTICS, VDDA VDDO 3.3V±5%, -40°C 85°C
Symbol Parameter
fMAX
Output Frequency
CLK0 Static Phase Offset; CLK1 NOTE CLK, nCLK Output Skew; NOTE Cycle-to-Cycle Jitter; NOTE Lock Range Lock Time; NOTE Output Rise/Fall Time; NOTE Output Pulse Width Output Enable Time; NOTE Output Disable TIme; NOTE
Frequency 50MHz
tsk(o) tjit(cc)
fVCO tLOCK tPZL, tPZH tPLZ, tPHZ
tPERIOD/2 tPERIOD/2 tPERIOD/2
NOTE Defined time difference between input reference clock average feedback input signal when locked input reference frequency stable. NOTE Defined skew between outputs same supply voltage with equal load conditions. Measured VDDO/2. NOTE These parameters guaranteed characterization. tested production. NOTE This parameter defined accordance with JEDEC Standard
87973DYI
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
PARAMETER MEASUREMENT INFORMATION
1.65V±5% VDD, VDDA, VDDO
SCOPE
nCLK
LVCMOS
Cross Points
-1.65V±5%
3.3V OUTPUT LOAD TEST CIRCUIT
DIFFERENTIAL INPUT LEVEL
QA0:QA3, QB0:QB3, QC0:QC3, QSYNC,
tsk(o)
jit(cc) tcycle -tcycle
1000 Cycles
OUTPUT SKEW
nCLK
CYCLE-TO-CYCLE JITTER
CLK0, CLK1
EXT_FB
EXT_FB
mean Static Phase Offset
(where random sample, mean average sampled cycles measured controlled edges)
(where random sample, mean average sampled cycles measured controlled edges)
STATIC PHASE OFFSET (DIFFERENTIAL)
STATIC PHASE OFFSET (LVCMOS)
2.4V 0.5V
2.4V 0.5V
QA0:QA3, QB0:QB3, QC0:QC3, QSYNC,
Clock Outputs
OUTPUT RISE/FALL TIME
87973DYI
tPeriod
mean Static Phase Offset
VDDO
PERIOD
PERIOD
VDDO
tcycle
tcycle
VDDO
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER APPLICATION INFORMATION
USING OUTPUT FREEZE CIRCUITRY
OVERVIEW
enable power states within system, each output ICS87973I (Except QFB) individually frozen (stopped logic state) using simple serial interface shift register. serial interface chosen eliminate need each output have Output Enable pin, which would dramatically increase count package cost. Common sources system that used drive ICS87973I serial interface FPGA's ASICs. FRZ_CLK signal. place output freeze state, logic must written respective freeze enable shift register. unfreeze output, logic must written respective freeze enable bit. Outputs will become enabled/ disabled until data bits shifted into shift register. When data bits shifted register, next rising edge FRZ_CLK will enable disable outputs. that following 12th register logic "0", used start next cycle; otherwise, device will wait won't start next cycle until sees logic bit. Freezing unfreezing output clock synchronous (see timing diagram below). When going into frozen state, output clock will time would normally LOW, freeze logic will keep output until unfrozen. Likewise, when coming frozen state, output will HIGH only when would normally HIGH. This logic, therefore, prevents runt pulses when going into frozen state.
PROTOCOL
Serial interface consists pins, FRZ_Data (Freeze Data) FRZ_CLK (Freeze Clock). Each outputs which frozen freeze enable shift register. sequence started supplying logic start followed 12NRZ freeze enable bits. period each FRZ_DATA equals period FRZ_CLK signal. FRZ_DATA serial transmission should timed ICS87973I sample each FRZ_DATA with rising edge
FRZ_DATA
QSYNC
FRZ_CLK
FIGURE FREEZE DATA INPUT PROTOCOL
FREEZE Internal
Internal
FIGURE OUTPUT DISABLE TIMING
87973DYI
Latched
Clocked
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
POWER SUPPLY FILTERING TECHNIQUES
high speed analog circuitry, power supply pins vulnerable random noise. ICS87973I provides separate power supplies isolate high switching noise from outputs internal PLL. VDD, VDDA, VDDO should individually connected power supply plane through vias, bypass capacitors should used each pin. achieve optimum jitter performance, power supply isolation required. Figure illustrates resistor along with 10µF .01µF bypass capacitor should connected each VDDA pin.
3.3V .01µF .01µF
FIGURE POWER SUPPLY FILTERING
WIRING DIFFERENTIAL INPUT ACCEPT SINGLE ENDED LEVELS
Figure shows differential input wired accept single ended levels. reference voltage V_REF VDD/2 generated bias resistors This bias circuit should located close possible input pin. ratio
might need adjusted position V_REF center input voltage swing. example, input clock swing only 2.5V 3.3V, V_REF should 1.25V R2/R1 0.609.
Single Ended Clock Input V_REF nCLK 0.1u
FIGURE SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT
87973DYI
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
here examples only. Please consult with vendor driver component confirm driver termination requirements. example Figure input termination applies HiPerClockS LVHSTL drivers. using LVHSTL driver from another vendor, their termination recommendation.
DIFFERENTIAL CLOCK INPUT INTERFACE
/nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL other differential signals. Both VSWING must meet VCMR input requirements. Figures show interface examples HiPerClockS CLK/nCLK input driven most common driver types. input interfaces suggested
3.3V 3.3V
3.3V 1.8V
nCLK LVHSTL HiPerClockS LVHSTL Driver
LVPECL
nCLK
HiPerClockS Input
HiPerClockS Input
FIGURE HIPERCLOCKS CLK/NCLK INPUT DRIVEN HIPERCLOCKS LVHSTL DRIVER
FIGURE HIPERCLOCKS CLK/NCLK INPUT DRIVEN 3.3V LVPECL DRIVER
3.3V 3.3V 3.3V nCLK LVPECL HiPerClockS Input
3.3V 3.3V LVDS_Driv
nCLK
Receiv
FIGURE HIPERCLOCKS CLK/NCLK INPUT DRIVEN 3.3V LVPECL DRIVER
FIGURE HIPERCLOCKS CLK/NCLK INPUT DRIVEN 3.3V LVDS DRIVER
87973DYI
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER RELIABILITY INFORMATION
TABLE JAVS. FLOW TABLE
Velocity (Linear Feet Minute)
Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards 58.0°C/W 42.3°C/W
47.1°C/W 36.4°C/W
42.0°C/W 34.0°C/W
NOTE: Most modern designs multi-layered boards. data second pertains most designs.
TRANSISTOR COUNT
transistor count ICS87973I 8364
87973DYI
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
PACKAGE OUTLINE SUFFIX
TABLE PACKAGE DIMENSIONS
JEDEC VARIATION DIMENSIONS MILLIMETERS SYMBOL 0.45 -0.05 1.35 0.22 0.09 MINIMUM NOMINAL -1.40 0.32 -12.00 BASIC 10.00 BASIC 12.00 BASIC 10.00 BASIC 0.65 BASIC -0.75 0.08 1.60 0.15 1.45 0.38 0.20 MAXIMUM
Reference Document: JEDEC Publication MS-026
87973DYI
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
Marking ICS87973DYI ICS87973DYI Package Lead LQFP Lead LQFP Tape Reel Count tray Temperature -40°C 85°C -40°C 85°C
TABLE ORDERING INFORMATION
Part/Order Number ICS87973DYI ICS87973DYIT
While information presented herein been checked both accuracy reliability, Integrated Circuit Systems, Incorporated (ICS) assumes responsibility either infringement patents other rights third parties, which would result from use. other circuits, patents, licenses implied. This product intended normal commercial industrial applications. other applications such those requiring high reliability, other extraordinary environmental requirements recommended without additional processing ICS. reserves right change circuitry specifications without notice. does authorize warrant product life support devices critical medical instruments. 87973DYI
REV. JULY 2003
ICS87973I
SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
REVISION HISTORY SHEET
Table
Page
Description Change Description Table added pins Block Diagram added missing dividers Data Generator. Characteristics table updated VCMR values from 1.5V min., max. min., 0.6V max. Description Table corrected Type read Pullup from Pulldown. Revised Package Drawing. Corrected Package Dimensions table correspond with Package Drawing. Added LVTTL title. Corrected Package Outline correspond with Package Dimensions table. Characteristics changed limit from 25pF typical 18pf max. Power Supply Table changed limit from 215mA max. 225mA max. Application Information: Added sections, "Power Supply Filtering Techniques" "Wiring Differential Level." Added "Differential Clock Input Interface" section. Characteristics changed from max. typical. Corrected Freeze Data labeling Figure Power Supply Table changed VDDA minimum from 3.135V 2.935V. Characteristics Table added Pullup/Pulldown nCLK. Characteristics Table added ROUT min. max.
Date 9/9/02 10/18/02 10/23/02
11/18/02
12/10/02
3/21/03
5/7/03 6/27/03 7/9/03
87973DYI
REV. JULY 2003

SKEW, 1-TO-12 LVCMOS LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER Ful

Top Searches for this datasheet

Other recent searches