EEPROM Programmable 3-PLL Clock Generator Features Just-in-t

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

EEPROM Programmable 3-PLL Clock Generator Features Just-in-t

Datasheet Thumbnail

Top Searches for this datasheet

FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Features
Just-in-time customization clock frequencies internal non-volatile 128-bit serial EEPROM serial interface Three on-chip PLLs with programmable Reference Feedback Dividers Four independently programmable muxes post dividers Programmable power-down PLLs output clock drivers Tristate outputs board testing mux/post-divider combinations modified SEL_CD input 3.3V operation Accepts 5MHz 27MHz crystal resonators ROM-based device available cost reduction migration path contact your sales representative more information
Description
FS6370 CMOS clock generator designed minimize cost component count variety electronic systems. Three EEPROM-programmable phaselocked loops (PLLs) driving four programmable muxes post dividers provide high degree flexibility. internal EEPROM permits just-in-time factory programming devices user requirements.
Figure Configuration
SEL_CD PD/SCL XOUT OE/SDA
CLK_A CLK_B CLK_C CLK_D MODE
FS6370
16-pin (0.150") SOIC
Figure Block Diagram
XOUT Reference Oscillator
Post Divider
CLK_A
MODE PD/SCL
Power Down Control I2C-bus Interface
Post Divider
CLK_B
OE/SDA EEPROM Post Divider CLK_C
SEL_CD
Post Divider
CLK_D
FS6370
licensed trademark Philips Electronics, N.V. American Microsystems, Inc., reserves right change detail specifications required permit improvements design products.
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Table Descriptions
Key: Analog Input; Analog Output; Digital Input; Input with Internal Pull-Up; Input with Internal Pull-Down; Digital Input/Output; DI-3 Three-Level Digital Input, Digital Output; Power/Ground; Active
TYPE
NAME SEL_CD PD/SCL XOUT OE/SDA MODE CLK_D CLK_C CLK_B CLK_A Ground
DESCRIPTION
Selects programmed C/D, Post Divider combinations Power-Down Input (Run Mode) Serial Interface Clock Input (Program Mode) Ground Crystal Oscillator Feedback Crystal Oscillator Drive Output Enable Input (Run Mode) Serial Interface Data Input/Output (Program Mode) Power Supply 3.3V) Selects either Program Mode (low) Mode (high) Clock Output Ground Clock Output Clock Output Power Supply 3.3V) Clock Output Power Supply 3.3V)
Functional Block Description
Phase Locked Loops
Each three on-chip phase-locked loops (PLLs) standard phase- frequency-locked loop architecture that multiplies reference frequency desired frequency ratio integers. This frequency multiplication exact. shown Figure each consists Reference Divider, Phase-Frequency Detector (PFD), charge pump, internal loop filter, Voltage-Controlled Oscillator (VCO), Feedback Divider. During operation, reference frequency (fREF), generated on-board crystal oscillator, first reduced Reference Divider. divider value often referred modulus, denoted Reference Divider. divided reference into PFD.
controls frequency (fVCO) through charge pump loop filter. provides high-speed, noise, continuously variable frequency clock source PLL. output back through Feedback Divider (the modulus denoted close loop.
Figure Block Diagram
LFTC
REFDIV[7:0]
Loop Filter
fREF Reference Divider
(NR)
PhaseFrequency Detector
Charge Pump
DOWN FBKDIV[10:0]
Voltage Controlled Oscillator
fVCO
Feedback Divider (NF)
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
will drive down frequency until divided reference frequency divided frequency appearing inputs equal. input/output relationship between reference frequency frequency
Figure Feedback Divider
fVCO
Dual Modulus Prescaler
FBKDIV[2:0]
Counter
FBKDIV[10:3]
3.1.1 Reference Divider Reference Divider designed phase jitter. divider accepts output reference oscillator provides divided-down frequency PFD. Reference Divider 8-bit divider, programmed modulus from programming equivalent binary value. divide-by-256 also achieved programming eight bits 00h. 3.1.2 Feedback Divider Feedback Divider based dual-modulus prescaler technique. technique allows same granularity fully programmable feedback divider, while still allowing programmable portion operate speed. high-speed pre-divider (also called prescaler) placed between programmable Feedback Divider because high speeds which operate. dual-modulus technique insures reliable operation speed that achieve reduces overall power consumption divider. example, fixed divide-by-eight prescaler could have been used Feedback Divider. Unfortunately, divide-by-eight would limit effective modulus entire feedback divider multiples eight. This limitation would restrict ability achieve desired ratio without making both Reference Feedback Divider values comparatively large. Generally, very large values undesirable they degrade bandwidth PLL, increasing phase jitter acquisition time. understand operation feedback divider, refer Figure M-counter (with modulus always equal cascaded with dual-modulus prescaler. A-counter controls modulus prescaler. value programmed into A-counter prescaler will divide prescaler outputs. Thereafter, prescaler divides until M-counter output resets A-counter, cycle begins again. Note that N=8, binary numbers.
Counter
Suppose that A-counter programmed zero. modulus prescaler will always fixed entire modulus feedback divider becomes Next, suppose that A-counter programmed one. This causes prescaler switch divide-byN+1 first divide cycle then revert divide-byN. effect, A-counter absorbs "swallows") extra clock during entire cycle Feedback Divider. overall modulus seen equal This example extended show that Feedback Divider modulus equal where 3.1.3 Feedback Divider Programming proper operation Feedback Divider, Acounter must programmed only values that less than equal M-counter. Therefore, divider moduli below available use. This shown Table Above modulus Feedback Divider programmed value 2047.
Table Feedback Divider Modulus Under
M-COUNTER: FBKDIV[10:3] 00000001 00000010 00000011 00000100 00000101 00000110 00000111 A-COUNTER: FBKDIV[2:0]
FEEDBACK DIVIDER MODULUS
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Post Divider Muxes
MODE
shown Figure front each post divider stage select from three frequencies reference frequency. selection controlled bits EEPROM control registers. input frequency four multiplexers (Muxes Figure altered without reprogramming logic-level input SEL_CD pin.
Post Dividers
post divider performs several useful functions. First, allows operated narrower range speeds compared variety output clock speeds that device required generate. Second, changes basic equation
MODE controls mode operation. logiclow places FS6370 Program Mode. logic-high puts device Mode. pull-up this defaults device into Mode. Reprogramming either control registers EEPROM permitted time MODE logic-low. Note, however, that logic-high state MODE latched that only transfer EEPROM data FS6370 control registers occur. second transfer EEPROM data into FS6370 desired, power (VDD) must removed reapplied device. MODE also controls function PD/SCL OE/SDA pins. Mode, these pins function power-down (PD) output enable (OE) controls. Program Mode, pins function interface clock (SCL) data (SDA).
where post divider modulus. extra integer denominator permits more flexibility programming loop many applications where frequencies must achieved exactly. modulus four post dividers (Post Dividers Figure altered without reprogramming logic level SEL_CD pin.
SEL_CD
Device Operation
FS6370 modes operation: Program Mode, during which either EEPROM FS6370 control registers programmed directly with desired settings, Mode, where settings stored EEPROM transferred FS6370 control registers power-up, device then operates based those settings. Note that EEPROM locations physically same registers used control FS6370. Direct access either EEPROM FS6370 control registers achieved Program Mode. EEPROM register contents automatically transferred FS6370 control registers normal device operation (Run Mode).
SEL_CD provides alter operation Muxes Post Dividers without having reprogram device. logic-low SEL_CD selects control bits with "C1" "D1" notation, Table logic-high SEL_CD selects control bits with "C2" "D2" notation, Table Note that changing between running frequencies using SEL_CD produce glitches output, especially post-divider(s) is/are altered.
Oscillator Overdrive
applications where external reference clock provided (and crystal oscillator required), reference clock should connected XOUT must left unconnected (float). best results, make sure reference clock signal jitter-free possible, drive 40pF load with fast rise fall times, swing rail-to-rail. reference clock rail-to-rail signal, reference must coupled XOUT through 0.01µF 0.1µF capacitor. minimum peak-to-peak signal required drive internal differential oscillator buffer.
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Mode
EEPROM Programming
MODE logic-high, device enters Mode. high state latched (see MODE Pin). FS6370 then copies stored EEPROM data into control registers begins normal operation based that data when self-load complete. self-load process takes about 89,000 clocks crystal oscillator. During self-load time, clock outputs held low. reference frequency 27MHz, self-load takes about 3.3ms complete. EEPROM empty (all zeros), crystal reference frequency provides clock four outputs. external programming access FS6370 possible Mode. dual-function PD/SCL OE/SDA pins become power-down (PD) output enable (OE) control, respectively.
Data must loaded into EEPROM mostsignificant-bit (MSB) least-significant-bit (LSB) order. register EEPROM noted Table device address EEPROM
Power-Down Output Enable
logic-high PD/SCL powers down only those portions FS6370 which have their respective power-down control bits enabled. Note that PD/SCL internal pull-up. When Post Divider powered down, associated output driver forced low. When PLLs Post Dividers powered down crystal oscillator also powered down. forced low, XOUT pulled high. logic-low OE/SDA tristates output clocks. Note that this internal pull-up.
6.1.1 Write Operation EEPROM only written with Random Register Write Procedure (see Page procedure consists device address, register address, bit, byte data. Following STOP condition, EEPROM initiates internally timed write cycle, commits data byte memory. acknowledge signals generated during EEPROM internal write cycle. stop transmitted before entire write command sequence complete, then command aborted data written memory. more than eight bits transmitted before stop sent, then EEPROM will clear previously loaded data byte will begin loading data buffer again. 6.1.2 Acknowledge Polling EEPROM does acknowledge while internally commits data memory. This feature used increase data throughput determining when internal write cycle complete. process initiate Random Register Write Procedure with START condition, EEPROM device address, write command (R/W=0). EEPROM completed internal write cycle, EEPROM will acknowledge next clock, write command continue. EEPROM completed internal write cycle, Random Register Write Procedure must restarted sending START condition, device address, bit. This sequence must repeated until EEPROM acknowledges. 6.1.3 Read Operation EEPROM supports both Random Register Read Procedure Sequential Register Read Procedure (both outlined Page
Program Mode
MODE logic-low, device enters Program Mode. internal registers cleared zero, delivering crystal frequency outputs. device allows programming either internal 128-bit EEPROM on-chip control registers control over PD/SCL OE/SDA pins. EEPROM FS6370 separate parallel devices same on-chip C-bus. Choosing either EEPROM device control registers done device address. dual-function PD/SCL OE/SDA pins become serial data (SDA) serial clock input (SCL) normal communications. Note that power-down output enable control PD/SCL OE/SDA pins available.
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
sequential read operations, EEPROM internal address pointer that increments each read operation. pointer directs EEPROM transmit next sequentially addressed data byte, allowing entire memory contents read operation.
Cost Reduction Migration Path
FS6370 compatible with programmable register-based FS6377 fixed-frequency ROM-based clock generator. Attention should paid board layout migration path either these devices desired.
Direct Register Programming
FS6370 control registers directly accessed simply using FS6370 device address read write operations. operation device will follow register values. register FS6370 identical that EEPROM shown Table FS6370 supports Random Read Write procedures, well Sequential Read Write procedures described Page device address FS6370
Programming Migration Path
design support programming overhead, cost reduction from EEPROM-based FS6370 register-based FS6377 possible. Figure shows five pins that compatible between various devices programming FS6370 FS6377 desired.
Figure FS6370 FS6377
(FS6370)
(FS6377)
(FS6370)
(FS6377)
PD/SCL
(FS6370)
SEL_CD
CLK_A CLK_B CLK_C CLK_D MODE ADDR
(FS6370)
FS6370 FS6377
(FS6377)
OE/SDA
(FS6370)
XOUT
(FS6377)
(FS6377)
Non-Programming Migration Path
design solidified particular EEPROM programming pattern, EEPROM pattern hardcoded into ROM-based device. high-volume requirements, ROM-based device offers significant cost savings over FS6370. Contact Sales representative more detail.
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
bytes transferred between START STOP conditions determined master device, continue indefinitely. However, data that overwritten device after first sixteen bytes will overflow into first register, then second, first-in, firstoverwritten fashion. 8.1.5 Acknowledge When addressed, receiving device required generate Acknowledge after each byte received. master device must generate extra clock pulse coincide with Acknowledge bit. acknowledging device must pull line during high period master acknowledge clock pulse. Setup hold times must taken into account. master must signal data slave generating acknowledge last byte that been read (clocked) slave. this case, slave must leave line high enable master generate STOP condition.
C-bus Control Interface
This device read/write slave device meeting Philips C-bus specifications except "general call." controlled master device that generates serial clock SCL, controls access, generates START STOP conditions while device works slave. Both master slave operate transmitter receiver, master device determines which mode activated. device that sends data onto defined transmitter, device receiving data receiver. C-bus logic levels noted herein based percentage power supply (VDD). logic-one corresponds nominal voltage VDD, while logic-low corresponds ground (VSS).
Conditions
Data transfer only initiated when busy. During data transfer, data line (SDA) must remain stable whenever clock line (SCL) high. Changes data line while clock line high will interpreted device START STOP condition. following conditions defined C-bus protocol. 8.1.1 Busy Both data (SDA) clock (SCL) lines remain high indicate busy. 8.1.2 START Data Transfer high transition line while input high indicates START condition. commands device must preceded START condition. 8.1.3 STOP Data Transfer high transition line while held high indicates STOP condition. commands device must followed STOP condition. 8.1.4 Data Valid state line represents valid data line stable duration high period line after START condition occurs. data line must changed only during period signal. There clock pulse data bit. Each data transfer initiated START condition terminated with STOP condition. number data
I2C-bus Operation
programmable registers accessed randomly sequentially this bi-directional wire digital inter2 face. device accepts following C-bus commands. 8.2.1 Device Address After generating START condition, master broadcasts seven-bit device address followed bit. device address FS6370
eight possible addresses available EEPROM. least significant three bits don't care's.
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
initiate write procedure, that transmitted after seven-bit device address logic-low. This indicates addressed slave device that register address will follow after slave device acknowledges device address. register address written into slave's address pointer. Following acknowledge slave, master allowed write sixteen bytes data into addressed register before register address pointer overflows back beginning address. acknowledge device between each byte data must occur before next data byte sent. Registers updated every time device sends acknowledge host. register update does wait STOP condition occur. Registers therefore updated different times during Sequential Register Write. 8.2.5 Sequential Register Read Procedure Sequential read operations allow master read from each register order. register pointer automatically incremented after each read. This procedure more efficient than Random Register Read several registers must read. perform read procedure, that transmitted after seven-bit address logic-low, Register Write procedure. This indicates addressed slave device that register address will follow after slave device acknowledges device address. register address then written into slave's address pointer. Following acknowledge slave, master generates repeated START condition. repeated START terminates write procedure, until after slave's address pointer set. slave address then resent, with this time logic-high, indicating slave that data will read. slave will acknowledge device address, then transmits sixteen bytes data starting with initial addressed register. register address pointer will overflow initial register address larger than zero. After last byte data, master does acknowledge transfer does generate STOP condition.
8.2.2 Random Register Write Procedure Random write operations allow master directly write register. initiate write procedure, that transmitted after seven-bit device address logic-low. This indicates addressed slave device that register address will follow after slave device acknowledges device address. register address written into slave's address pointer. Following acknowledge slave, master allowed write eight bits data into addressed register. final acknowledge returned device, master generates STOP condition. either STOP repeated START condition occurs during Register Write, data that been transferred ignored. 8.2.3 Random Register Read Procedure Random read operations allow master directly read from register. perform read procedure, that transmitted after seven-bit address logic-low, Register Write procedure. This indicates addressed slave device that register address will follow after slave device acknowledges device address. register address then written into slave's address pointer. Following acknowledge slave, master generates repeated START condition. repeated START terminates write procedure, until after slave's address pointer set. slave address then resent, with this time logic-high, indicating slave that data will read. slave will acknowledge device address, then transmits eight-bit word. master does acknowledge transfer does generate STOP condition. 8.2.4 Sequential Register Write Procedure Sequential write operations allow master write each register order. register pointer automatically incremented after each write. This procedure more efficient than Random Register Write several registers must written.
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Figure Random Register Write Procedure
DEVICE ADDRESS REGISTER ADDRESS DATA
7-bit Receive Device Address START Command
Register Address Acknowledge WRITE Command From host device
Data Acknowledge STOP Condition Acknowledge From device host
Figure Random Register Read Procedure
DEVICE ADDRESS REGISTER ADDRESS DEVICE ADDRESS DATA
7-bit Receive Device Address START Command
Register Address Acknowledge WRITE Command From host device
7-bit Receive Device Address Repeat START Acknowledge From device host
Data Acknowledge READ Command STOP Condition Acknowledge
Figure Sequential Register Write Procedure
DEVICE ADDRESS REGISTER ADDRESS DATA DATA DATA
7-bit Receive Device Address START Command
Register Address Acknowledge WRITE Command From host device
Data Acknowledge
Data Acknowledge Acknowledge
Data Acknowledge STOP Command
From device host
Figure Sequential Register Read Procedure
DEVICE ADDRESS REGISTER ADDRESS DEVICE ADDRESS DATA DATA
7-bit Receive Device Address START Command
Register Address Acknowledge WRITE Command From host device
7-bit Receive Device Address Repeat START Acknowledge From device host
Data Acknowledge READ Command Acknowledge
Data Acknowledge STOP Command
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Programming Information
Table Register (Note: Register Bits cleared zero power-up.)
ADDRESS BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE MUX_A[1:0] PDPLL_A FBKDIV_A[7:3] M-Counter REFDIV_A[7:0] MUX_B[1:0] PDPLL_B MUX_C1[1:0] (selected SEL_CD PDPLL_C PDPOST_D PDPOST_C PDPOST_B PDPOST_A MUX_D2[1:0] (selected SEL_CD MUX_C2[1:0] (selected SEL_CD
POST_D2[3:0] (selected SEL_CD POST_D1[3:0] (selected SEL_CD POST_B[3:0] MUX_D1[1:0] (selected SEL_CD Reserved LFTC_C2 (SEL_CD=1) CP_C2 (SEL_CD=1)
POST_C2[3:0] (selected SEL_CD POST_C1[3:0] (selected SEL_CD POST_A[3:0] FBKDIV_C2[10:8] M-Counter (selected SEL_CD FBKDIV_C2[2:0] A-Counter (selected SEL_CD
FBKDIV_C2[7:3] M-Counter (selected SEL_CD REFDIV_C2[7:0] (selected SEL_CD LFTC_C1 (SEL_CD=0) CP_C1 (SEL_CD=0)
FBKDIV_C1[10:8] M-Counter (selected SEL_CD FBKDIV_C1[2:0] A-Counter (selected SEL_CD
FBKDIV_C1[7:3] M-Counter (selected SEL_CD REFDIV_C1[7:0] (selected SEL_CD LFTC_B CP_B
FBKDIV_B[10:8] M-Counter FBKDIV_B[2:0] A-Counter
FBKDIV_B[7:3] M-Counter REFDIV_B[7:0] LFTC_A CP_A
FBKDIV_A[10:8] M-Counter FBKDIV_A[2:0] A-Counter
Control Assignments
power-down contains zero, related circuit will continue function regardless state.
control altered during device operation, including those bits controlling Reference Feedback Dividers, output frequency will slew smoothly glitch-free manner) frequency. slew rate related programmed loop filter time constant. However, programming changes Post Divider control bits will cause glitch operating clock output. 9.1.1 Power Down power-down functions controlled enable bits. That bits select which portions FS6370 power-down when input asserted. powerdown contains one, related circuit will shut down high (Run Mode only). When low, power enabled circuits.
Table Power-Down Bits
NAME PDPLL_A (Bit DESCRIPTION Power-Down PDPLL_B (Bit PDPLL_C (Bit Reserved (Bit Power Power Power Power Power Power
Power-Down
Power-Down
these reserved bits zero
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Table Power-Down Bits, continued
NAME PDPOST_A (Bit 120) DESCRIPTION Power-Down POST divider PDPOSTC (Bit 122) PDPOSTD (Bit 123) Power Power Power Power Power Power Power Power
Table Post Divider Control Bits
NAME POST_A[3:0] (Bits 99-96) POST_B[3:0] (Bits 103-100) POST_C1[3:0] (Bits 107-104) POST_C2[3:0] (Bits 115-112) POST_D1[3:0] (Bits 111-108) POST_D2[3:0] (Bits 119-116) DESCRIPTION POST divider (see Table POST divider (see Table POST divider (see Table selected when SEL_CD POST divider (see Table selected when SEL_CD POST divider (see Table selected when SEL_CD POST divider (see Table selected when SEL_CD
Power-Down POST divider PDPOST_B (Bit 121)
Power-Down POST divider
Power-Down POST divider
Table Post Divider Modulus Table Divider Control Bits
NAME REFDIV_A[7:0] (Bits 7-0) REFDIV_B[7:0] (Bits 31-24) REFDIV_C1[7:0] (Bits 55-48) REFDIV_C2[7:0] (Bits 79-72) FBKDIV_A[10:0] (Bits 18-8) DESCRIPTION REFerence DIVider (NR) REFerence DIVider (NR) REFerence DIVider (NR) selected when SEL_CD REFerence DIVider (NR) selected when SEL_CD FeedBacK DIVider (NF) FBKDIV_A[2:0] FBKDIV_A[10:3] FBKDIV_B[10:0] (Bits 42-32) A-Counter Value M-Counter Value DIVIDE
FeedBacK DIVider (NF) FBKDIV_B[2:0] FBKDIV_B[10:3] A-Counter Value M-Counter Value
FBKDIV_C1[10:0] (Bits 66-56)
FeedBacK DIVider (NF) selected when SEL_CD FBKDIV_C1[2:0] FBKDIV_C1[10:3] A-Counter Value M-Counter Value
FBKDIV_C2[10:0] (Bits 90-80)
FeedBacK DIVider (NF) selected when SEL_CD FBKDIV_C2[2:0] FBKDIV_C2[10:3] A-Counter Value M-Counter Value
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Table Tuning Bits
NAME DESCRIPTION Loop Filter Time Constant LFTC_A (Bit LFTC_B (Bit Short Time Constant: Long Time Constant: 20µs
Table Select Bits
NAME DESCRIPTION frequency select MUX_A[1:0] (Bits 23-22) MUX_B[1:0] (Bits 47-46) Reference Frequency Frequency Frequency Frequency Reference Frequency Frequency Frequency Frequency
Loop Filter Time Constant Short Time Constant: Long Time Constant: 20µs
frequency select
LFTC_C1 (Bit
Loop Filter Time Constant selected when SEL_CD Short Time Constant: Long Time Constant: 20µs
LFTC_C2 (Bit
Loop Filter Time Constant selected when SEL_CD Charge Pump Short Time Constant: Long Time Constant: 20µs MUX_C1[1:0] (Bits 71-70)
frequency select selected when SEL_CD Reference Frequency Frequency Frequency Frequency
CP_A (Bit
Charge Pump
Current Current 10µA
frequency select selected when SEL_CD Current Current 10µA MUX_C2[1:0] (Bits 125-124) Reference Frequency Frequency Frequency Frequency
CP_B (Bit
CP_C1 (Bit
Charge Pump selected when SEL_CD Current Current 10µA
frequency select selected when SEL_CD MUX_D1[1:0] (Bits 95-94) Reference Frequency Frequency Frequency Frequency
CP_C2 (Bit
Charge Pump selected when SEL_CD Current Current 10µA
frequency select selected when SEL_CD MUX_D2[1:0] (Bits 127-126) Reference Frequency Frequency Frequency Frequency
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
10.0 Electrical Specifications
Table Absolute Maximum Ratings
Stresses above those listed under Absolute Maximum Ratings cause permanent damage device. These conditions represent stress rating only, functional operation device these other conditions above operational limits noted this specification implied. Exposure maximum rating conditions extended conditions affect device performance, functionality, reliability.
PARAMETER Supply Voltage, (VSS ground) Input Voltage, Output Voltage, Input Clamp Current, VDD) Output Clamp Current, VDD) Storage Temperature Range (non-condensing) Ambient Temperature Range, Under Bias Junction Temperature Lead Temperature (soldering, 10s) Input Static Discharge Voltage Protection (MIL-STD 883E, Method 3015.7)
SYMBOL
MIN. VSS-0.5 VSS-0.5 VSS-0.5
MAX. VDD+0.5 VDD+0.5
UNITS
CAUTION: ELECTROSTATIC SENSITIVE DEVICE
Permanent damage resulting loss functionality performance occur this device subjected high-energy electrostatic discharge.
Table Operating Conditions
PARAMETER Supply Voltage Ambient Operating Temperature Range Crystal Resonator Frequency Crystal Resonator Load Capacitance Serial Data Transfer Rate Output Driver Load Capacitance SYMBOL fXIN Parallel resonant, Standard mode CONDITIONS/DESCRIPTION 3.3V MIN. TYP. MAX. UNITS kb/s
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Table Electrical Specifications
Unless otherwise stated, 5.0V 10%, load output, ambient temperature range 70°C. Parameters denoted with asterisk represent nominal characterization data currently production tested specific limits. characterization data from typical. Negative currents indicate current flows device.
PARAMETER Overall Supply Current, Dynamic Supply Current, Write Supply Current, Read Supply Current, Static Dual Function (PD/SCL, OE/SDA)
SYMBOL
CONDITIONS/DESCRIPTION
MIN.
TYP.
MAX.
UNITS
IDD(write) IDD(read) IDDL
5.5V, fCLK 50MHz, 15pF Figure more information Additional operating current demand, EEPROM Program Mode, 5.5V Additional operating current demand EEPROM Program Mode, 5.5V 5.5V, powered down 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V 3.85 2.52 3.85 2.52 3.85 2.52 VSS-0.3 VSS-0.3 VSS-0.3 VSS-0.3 VSS-0.3 VSS-0.3
VDD+0.3 VDD+0.3 VDD+0.3 VDD+0.3 VDD+0.3 VDD+0.3 1.65 1.08 1.65 1.08 1.65 1.08 2.20 1.44 2.20 1.44 0.275 0.18 VSS-0.3 VSS-0.3 VDD+0.3 VDD+0.3
Mode (PD, High-Level Input Voltage Register Program Mode (SDA, SCL) EEPROM Program Mode (SDA, SCL) Mode (PD, Low-Level Input Voltage Register Program Mode (SDA, SCL) EEPROM Program Mode (SDA, SCL) Mode (PD, Hysteresis Voltage Vhys Register Program Mode (SDA, SCL) EEPROM Program Mode (SDA, SCL) High-Level Input Current Low-Level Input Current (pull-up) Low-Level Output Sink Current (SDA) EEPROM Program Mode
Register Program Mode
Register Program Mode, 0.4V EEPROM Program Mode, 0.4V 5.5V 3.6V 5.5V 3.6V
Mode Frequency Select Inputs (MODE, SEL_CD) High-Level Input Voltage Low-Level Input Voltage High-Level Input Current Low-Level Input Current (pull-up)
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Table Electrical Specifications, continued
Unless otherwise stated, 5.0V 10%, load output, ambient temperature range 70°C. Parameters denoted with asterisk represent nominal characterization data currently production tested specific limits. characterization data from typical. Negative currents indicate current flows device.
PARAMETER Crystal Oscillator Feedback (XIN) Threshold Bias Voltage High-Level Input Current Low-Level Input Current Crystal Loading Capacitance Input Loading Capacitance Crystal Oscillator Drive (XOUT) High-Level Output Source Current Low-Level Output Sink Current High-Level Output Source Current Low-Level Output Sink Current Output Impedance Tristate Output Current Short Circuit Source Current Short Circuit Sink Current
SYMBOL
CONDITIONS/DESCRIPTION
MIN.
TYP.
MAX.
UNITS
CL(xtal) CL(XIN)
5.5V 3.6V 5.5V 5.5V, oscillator powered down
seen external crystal connected XOUT seen external clock driver XOUT; unconnected
ISCH ISCL
V(XIN) 5.5V, 5.5V, V(XIN) 5.5V 2.4V 0.4V 0.5VDD; output driving high 0.5VDD; output driving
-125
Clock Outputs (CLK_A, CLK_B, CLK_C, CLK_D)
5.5V, shorted 30s, max. 5.5V, shorted 30s, max. -150
Figure CLK_A, CLK_B, CLK_C, CLK_D Clock Outputs
Voltage
Drive Current (mA) MIN.
TYP.
MAX.
Voltage
High Drive Current (mA) MIN.
TYP.
-112 -110 -108 -104
MAX.
-150 -147 -144 -139 -131 -121 -116 -108 -102
Output Current (mA)
-100
-150
-200 utpu ltag
data this table represents nominal characterization data only.
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Figure Dynamic Current Output Frequency
5.0V; Reference Frequency 27.00MHz; Frequency 200MHz, 17pF except where noted
Dynamic Current (mA) Output Frequency (MHz) outputs except output under test, outputs except output under test outputs 200MHz except output under test outputs same frequency outputs same frequency, outputs 4MHz except output under test
3.3V; Reference Frequency 27.00MHz; Frequency 100MHz, 17pF except where noted
Dynamic Current (mA) Output Frequency (MHz) outputs except output under test outputs except output under test, outputs 100MHz except output under test outputs same frequency
outputs same frequency,
outputs 2MHz except output under test
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Table Timing Specifications
Unless otherwise stated, 5.0V 10%, load output, ambient temperature range 70°C. Parameters denoted with asterisk represent nominal characterization data currently production tested specific limits. characterization data from typical.
PARAMETER Overall EEPROM Write Cycle Time Output Frequency Frequency Gain Loop Filter Time Constant Rise Time Fall Time Tristate Enable Delay Tristate Disable Delay Clock Stabilization Time Divider Modulus Feedback Divider Reference Divider Post Divider
SYMBOL
CONDITIONS/DESCRIPTION
CLOCK (MHz)
MIN.
TYP.
MAX.
UNITS
fVCO AVCO LFTC LFTC tPZL, tPZH tPLZ, tPHZ tSTB Output active from power-up, Mode After last register written, Register Program Mode also Table also Table
Ratio pulse width measured from rising edge next falling edge 2.5V) clock period rising edges 500µs apart 2.5V relative ideal clock, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, other PLLs active rising edges 500µs apart 2.5V relative ideal clock, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, other PLLs active (B=60MHz, C=40MHz, D=14.318MHz) From rising edge next rising edge 2.5V, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, other PLLs active From rising edge next rising edge 2.5V, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, other PLLs active (B=60MHz, C=40MHz, D=14.318MHz)
5.5V 3.6V 5.5V 3.6V 2047
MHz/V
0.5V 4.5V; 15pF 0.3V 3.0V; 15pF 4.5V 0.5V; 15pF 3.0V 0.3V; 15pF
Clock Outputs (PLL clock CLK_A pin) Duty Cycle
Jitter, Long Term (y())
tj(LT)
Jitter, Period (peak-peak)
tj(P)
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Table Timing Specifications, continued
Unless otherwise stated, 5.0V 10%, load output, ambient temperature range 70°C. Parameters denoted with asterisk represent nominal characterization data currently production tested specific limits. characterization data from typical.
PARAMETER
SYMBOL
CONDITIONS/DESCRIPTION
CLOCK (MHz)
MIN.
TYP.
MAX.
UNITS
Clock Outputs (PLL clock CLK_B pin) Duty Cycle
Ratio pulse width measured from rising edge next falling edge 2.5V) clock period rising edges 500µs apart 2.5V relative ideal clock, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, other PLLs active
Jitter, Long Term (y())
tj(LT)
rising edges 500µs apart 2.5V relative ideal clock, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, other PLLs active (A=50MHz, C=40MHz, D=14.318MHz) From rising edge next rising edge 2.5V, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, other PLLs active From rising edge next rising edge 2.5V, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, other PLLs active (A=50MHz, C=40MHz, D=14.318MHz)
Jitter, Period (peak-peak)
tj(P)
Clock Outputs (PLL_C clock CLK_C pin) Duty Cycle
Ratio pulse width measured from rising edge next falling edge 2.5V) clock period rising edges 500µs apart 2.5V relative ideal clock, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, other PLLs active
Jitter, Long Term (y())
tj(LT)
rising edges 500µs apart 2.5V relative ideal clock, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, other PLLs active (A=50MHz, B=60MHz, D=14.318MHz) From rising edge next rising edge 2.5V, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, other PLLs active From rising edge next rising edge 2.5V, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, other PLLs active (A=50MHz, B=60MHz, D=14.318MHz)
Jitter, Period (peak-peak)
tj(P)
Clock Outputs (Crystal Oscillator CLK_D pin) Duty Cycle
Ratio pulse width measured from rising edge next falling edge 2.5V) clock period rising edges 500µs apart 2.5V relative ideal clock, CL=15pF, fXIN=14.318MHz, other PLLs active
14.318 14.318 14.318 14.318 14.318
Jitter, Long Term (y())
tj(LT)
From rising edge next rising edge 2.5V, CL=15pF, fXIN=14.318MHz, other PLLs active (A=50MHz, B=60MHz, C=40MHz) From rising edge next rising edge 2.5V, CL=15pF, fXIN=14.318MHz, other PLLs active
Jitter, Period (peak-peak)
tj(P)
From rising edge next rising edge 2.5V, CL=15pF, fXIN=14.318MHz, other PLLs active (A=50MHz, B=60MHz, C=40MHz)
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Table Serial Interface Timing Specifications
Unless otherwise stated, power supplies 5.0V load output, ambient temperature range 70°C. Parameters denoted with asterisk represent nominal characterization data currently production tested specific limits. characterization data from typical.
PARAMETER Clock frequency free time between STOP START time, START (repeated) Hold time, START time, data input Hold time, data input Output data valid from clock Rise time, data clock Fall time, data clock High time, clock time, clock time, STOP
SYMBOL fSCL tBUF tsu:STA thd:STA tsu:DAT thd:DAT tsu:STO
CONDITIONS/DESCRIPTION
STANDARD MODE MIN. 1000 MAX.
UNITS
Minimum delay bridge undefined region falling edge avoid unintended START STOP
SDA, SDA,
Figure Timing Data
tsu:STA thd:STA tsu:STO
START
ADDRESS DATA VALID
DATA CHANGE
STOP
Figure Data Transfer Sequence
tsu:STA thd:STA thd:DAT
tsu:DAT
tsu:STO
tBUF
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
11.0 Package Information
Table 16-pin SOIC (0.150") Package Dimensions
DIMENSIONS INCHES MIN. 0.061 0.004 0.055 0.013 0.0075 0.386 0.150 0.230 0.010 0.016 MAX. 0.068 0.0098 0.061 0.019 0.0098 0.393 0.157 0.244 0.016 0.035 MILLIMETERS MIN. 1.55 0.102 1.40 0.33 0.191 9.80 3.81 5.84 0.25 0.41 MAX. 1.73 0.249 1.55 0.49 0.249 9.98 3.99 6.20 0.41 0.89
BASE PLANE RADII: 0.005" 0.01"
AMERICAN MICROSYSTEMS, INC.
SEATING PLANE
typ.
0.050
1.27
Table 16-pin SOIC (0.150") Package Characteristics
PARAMETER Thermal Impedance, Junction Free-Air 16-pin 0.150" SOIC Lead Inductance, Self Lead Inductance, Mutual Lead Capacitance, Bulk SYMBOL CONDITIONS/DESCRIPTION flow Corner lead Center lead lead adjacent lead lead TYP. UNITS °C/W
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
12.0 Ordering Information
12.1 Device Ordering Codes
DEVICE NUMBER FS6370 FS6370 FONT PACKAGE TYPE 16-pin (0.150") SOIC (Small Outline Package) 16-pin (0.150") SOIC (Small Outline Package) OPERATING TEMPERATURE RANGE 70°C (Commercial) 70°C (Commercial) SHIPPING CONFIGURATION Tape-and-Reel Tubes
ORDERING CODE
11575-801 11575-811
12.2
Demo Ordering Codes
DEVICE NUMBER: DESCRIPTION includes: Populated board with example device Interface Cable Demonstration Software includes: Populated board with single programming socket Interface Cable Demonstration Software
ORDERING CODE
11575-301
FS6370-01
11575-201
FS6370-01
Purchase components American Microsystems, Inc., sublicensed Associated Compa2 nies conveys license under Philips Patent Rights these components system, provided that system conforms Standard Specification defined Philips. Copyright 1998, 1999 American Microsystems, Inc. Devices sold covered warranty patent indemnification provisions appearing Terms Sale only. makes warranty, express, statutory implied description, regarding information forth herein regarding freedom described devices from patent infringement. makes warranty merchantability fitness purposes. reserves right discontinue production change specifications prices time without notice. AMI's products intended commercial applications. Applications requiring extended temperature range, unusual environmental requirements, high reliability applications, such military, medical life-support life-sustaining equipment, specifically recommended without additional processing such applications. American Microsystems, Inc., 2300 Buckskin Rd., Pocatello, 83201, (208) 233-4690, (208) 234-6796, Address: http://www.amis.com E-mail: tgp@amis.com
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
board schematic shown below. Components listed with asterisk required actual application, used here preserve signal integrity with cabling associated with board. cabled interface between computer parallel port (DB25 connector) board (J1) provided. Components shown dashed lines optional, depending application. Contact your local sales representative more information.
13.0 Demonstration Board Software
simple demonstration board Windows 3.1x/95/98based software available from American Microsystems that illustrates capabilities FS6370. software operate under Windows cannot communicate with board.
Figure Board Schematic
+5V/3.3V
4.7k 4.7k 4.7k
4.7k ADDR/ MODE
2.2µF 100pF 100pF 100pF 100pF 2.2µF 0.1µF 0.1µF 0.1µF 2.2µF
SEL_CD PD/SCL XOUT OE/SDA
CLK_A CLK_B
10pF
10pF CLK_B
CLK_A
FS6370
CLK_C CLK_D MODE
10pF
CLK_C
AMERICAN MICROSYSTEMS, INC. FS6370 BOARD
10pF
CLK_D
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Connect power supply board: power, BLACK ground. Connect supplied interface cable parallel port (DB25 connector) demo board (6-pin connector). Make sure cable facing away from board. wire Table Connect clock outputs target application board with twisted-pair cable.
13.1
Demo Contents
Demonstration board Interface cable (DB25 6-pin connector) Data sheet Demonstration software, totaling compressed files which will expand 1.8MB, including fs6370.exe after installation.
13.4 13.2
Demo Program Operation
Requirements
running Windows 3.1x 95/98 with accessible parallel (LPT1) port. Software also runs Windows calculation mode only. 1.8MB available space hard drive
13.3
Board Setup Software Installation Instructions
appropriate disk drive prompt (A:\) unzip compressed demo files directory your choice. setup.exe install software.
Launch fs6370.exe program. Note that parallel port accessed your machine running Windows warning message will appear stating: "This version demo program cannot communicate with FS6370 hardware when running Windows operating system. want continue anyway, using just calculation features this program?" Clicking starts program calculation only. opening screen shown Figure
Figure Opening Screen
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
supports different output frequencies depending setting SEL_CD pin. Both also affected logic level SEL_CD pin, Post Dividers (see Section more detail).
13.4.1 Example Programming Type value crystal resonator frequency Reference Crystal box. This frequency provides basis calculations that follow. Next, click box. pop-up screen similar Figure should appear. Type desired Output Clock frequency MHz, operating voltage (3.3V 5V), desired maximum output frequency error. Pressing Calculate Solutions generates several possible divider VCO-speed combinations.
Figure Post Divider Menu
Click open screen. desired frequency, however, choose Post Divider output divider. Notice Post Divider split shown Figure 17). Post Divider shows that divider dependent setting SEL_CD long output. Clicking Post Divider reveals pull-down menu provided permit adjustment Post Divider value independently screen. typical menu shown Figure range possible post divider values also given Table Once PLLs, switches, post dividers have been set, information downloaded parallel port FS6370 (not available Windows NT). EEPROM settings shown left screen shown Figure Clicking register location displays screen shown Figure Individual bits poked, entire register value changed.
Figure Screen
100MHz output, should ideally operate higher frequency, Reference Feedback Dividers should small possible. this example, highlight Solution Notice operates 200MHz with Post Divider obtain optimal duty cycle. choose which Post Divider (that choose output 100MHz output). Selecting places PostDiv value Solution into Post Divider switches take output screen should disappear, value frequency chosen Solution Note that been switched Post Divider chosen 100MHz output displayed. Repeat steps
Figure Register Screen
FS6370-01
EEPROM Programmable 3-PLL Clock Generator
Table Cable Interface
Color White Green Blue Brown Black DB25 Signal MODE
Figure Board Layout
Figure Cable Diagram
Figure Board Layout with Socket
DB-25

EEPROM Programmable 3-PLL Clock Generator Features Just-in-t

Top Searches for this datasheet

Other recent searches