SPRS282E DECEMBER 2005 REVISED MARCH 2007 Digital Media System-on
|
|
|
Top Searches for this datasheet
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Digital Media System-on-Chip (DMSoC)
Features
High-Performance Digital Media 594-MHz C64x+Clock Rate 297-MHz ARM926EJ-SClock Rate Eight 32-Bit C64x+ Instructions/Cycle 4752 C64x+ MIPS Fully Software-Compatible With C64x ARM9Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+DSP Core Eight Highly Independent Functional Units ALUs (32-/40-Bit), Each Supports Single 32-Bit, Dual 16-Bit, Quad 8-Bit Arithmetic Clock Cycle Multipliers Support Four 16-Bit Multiplies (32-Bit Results) Clock Cycle Eight 8-Bit Multiplies (16-Bit Results) Clock Cycle Load-Store Architecture With Non-Aligned Support 32-Bit General-Purpose Registers Instruction Packing Reduces Code Size Instructions Conditional Additional C64x+Enhancements Protected Mode Operation Exceptions Support Error Detection Program Redirection Hardware Support Modulo Loop Operation C64x+ Instruction Features Byte-Addressable (8-/16-/32-/64-Bit Data) 8-Bit Overflow Protection Bit-Field Extract, Set, Clear Normalization, Saturation, Bit-Counting Compact 16-Bit Instructions Additional Instructions Support Complex Multiplies C64x+ L1/L2 Memory Architecture 32K-Byte Program RAM/Cache (Direct Mapped) 80K-Byte Data RAM/Cache (2-Way Set-Associative) 64K-Byte Unified Mapped RAM/Cache (Flexible RAM/Cache Allocation) ARM926EJ-S Core Support 32-Bit 16-Bit (Thumb® Mode) Instruction Sets Instruction Extensions Single Cycle ARM® Jazelle® Technology EmbeddedICE-RTLogic Real-Time Debug ARM9 Memory Architecture 16K-Byte Instruction Cache 8K-Byte Data Cache 16K-Byte 8K-Byte Emulation Trace Buffer(ETB11TM) With 4-KB Memory ARM9 Debug Endianness: Little Endian Video Processing Subsystem Resize Engine Provides: Resize Images From 1/4x Separate Horizontal Vertical Control Back Provides: Hardware On-Screen Display (OSD) DACs Combination Composite NTSC/PAL Video Luma/Chroma Separate Video (S-video) Component (YPbPr RGB) Video (Progressive) Digital Output 8-/16-Bit 24-Bit Resolution Video Windows External Memory Interfaces (EMIFs) 32-Bit DDR2 SDRAM Memory Controller With 256M-Byte Address Space (1.8-V I/O) Asynchronous16-Bit Wide EMIF (EMIFA) With 128M-Byte Address Reach Flash Memory Interfaces (8-/16-Bit-Wide Data) NAND (8-/16-Bit-Wide Data) Flash Card Interfaces Multimedia Card (MMC)/Secure Digital (SD) with Secure Data (SDIO) Compact Flash Controller With True Mode
Please aware that important notice concerning availability, standard warranty, critical applications Texas Instruments semiconductor products disclaimers thereto appears this document. trademarks property their respective owners.
PRODUCTION DATA information current publication date. Products conform specifications terms Texas Instruments standard warranty. Production processing does necessarily include testing parameters.
Copyright 2005-2007, Texas Instruments Incorporated
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
SmartMedia Enhanced Direct-Memory-Access (EDMA) Controller Independent Channels) 64-Bit General-Purpose Timers (Each Configurable 32-Bit Timers) 64-Bit Watch Timer Three UARTs (One with Flow Control) Serial Port Interface (SPI) with Chip-Selects Master/Slave Inter-Integrated Circuit (I2C BusTM) Audio Serial Port (ASP) AC97 Audio Codec Interface Standard Voice Codec Interface (AIC12) 10/100 Mb/s Ethernet (EMAC) IEEE 802.3 Compliant Media Independent Interface (MII) VLYNQInterface (FPGA Interface) Host-Port Interface (HPI) with 16-Bit Multiplexed Address/Data
Port With Integrated High-/Full-Speed (480 Mbps) Client High-/Full-/Low-Speed Host (Mini-Host, Supporting External Device) Three Pulse Width Modulator (PWM) Outputs On-Chip Bootloader (RBL) Boot From NAND Flash UART ATA/ATAPI (ATA/ATAPI-6 Specification) Individual Power-Saving Modes ARM/DSP Flexible Clock Generators IEEE-1149.1 (JTAG) BoundaryScan-Compatible General-Purpose (GPIO) Pins (Multiplexed With Other Device Functions) 361-Pin Pb-Free Package (ZWT Suffix), 0.8-mm Ball Pitch 0.09-µm/6-Level Metal Process (CMOS) 3.3-V 1.8-V I/O, 1.2-V Internal Applications: Digital Media Networked Media Encode/Decode Video Imaging
Description
TMS320DM6443 (also referenced DM6443) leverages TI's DaVincitechnology meet networked media encode decode application processing needs next-generation embedded devices. DM6443 enables OEMs ODMs quickly bring market devices featuring robust operating systems support, rich user interfaces, high processing performance, long battery life through maximum flexibility fully integrated mixed processor solution. dual-core architecture DM6443 provides benefits both Reduced Instruction Computer (RISC) technologies, incorporating high-performance TMS320C64x+ core ARM926EJ-S core. ARM926EJ-S 32-bit RISC processor core that performs 32-bit 16-bit instructions processes 32-bit, 16-bit, 8-bit data. core uses pipelining that parts processor memory system operate continuously. core incorporates: coprocessor (CP15) protection module Data program Memory Management Units (MMUs) with table look-aside buffers. Separate 16K-byte instruction 8K-byte data caches. Both four-way associative with virtual index virtual (VIVT). TMS320C64x+DSPs highest-performance fixed-point generation TMS320C6000DSP platform. based enhanced version second-generation high-performance, advanced very-long-instruction-word (VLIW) architecture developed Texas Instruments (TI), making these cores excellent choice digital media applications. C64x code-compatible member C6000DSP platform. TMS320C64x+ enhancement C64x+ with added functionality expanded instruction set.
Digital Media System-on-Chip (DMSoC) Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
reference C64x C64x also applies, unless otherwise noted, C64x+ C64x+ CPU, respectively. With performance 4752 million instructions second (MIPS) clock rate MHz, C64x+ core offers solutions high-performance programming challenges. core possesses operational flexibility high-speed controllers numerical capability array processors. C64x+ core processor general-purpose registers 32-bit word length eight highly independent functional units-two multipliers 32-bit result arithmetic logic units (ALUs). eight functional units include instructions accelerate performance video imaging applications. core produce four 16-bit multiply-accumulates (MACs) cycle total 2376 million MACs second (MMACS), eight 8-bit MACs cycle total 4752 MMACS. more details C64x+ DSP, TMS320C64x/C64x+ Instruction Reference Guide (literature number SPRU732). DM6443 also application-specific hardware logic, on-chip memory, additional on-chip peripherals similar other C6000 platform devices. DM6443 core uses two-level cache-based architecture. Level program cache (L1P) 256K-bit direct mapped cache Level data cache (L1D) 640K-bit 2-way set-associative cache. Level memory/cache (L2) consists 512K-bit memory space that shared between program data space. memory configured mapped memory, cache, combinations two. peripheral includes: configurable video port; 10/100 Mb/s Ethernet (EMAC) with Management Data Input/Output (MDIO) module; inter-integrated circuit (I2C) interface; audio serial port (ASP); 64-bit general-purpose timers each configurable independent 32-bit timers; 64-bit watchdog timer; 71-pins general-purpose input/output (GPIO) with programmable interrupt/event generation modes, multiplexed with other peripherals; UARTs with hardware handshaking support UART; pulse width modulator (PWM) peripherals; external memory interfaces: asynchronous external memory interface (EMIFA) slower memories/peripherals, higher speed synchronous memory interface DDR2. DM6443 includes Video Processing Sub-System (VPSS) that configurable Resizer Video Processing Back-End (VPBE) output used display. Resizer accepts image data separate horizontal vertical resizing from 1/4x increments 256/N, where between 1024. Video Processing Back-End (VPBE) comprised On-Screen Display Engine (OSD) Video Encoder (VENC). engine capable handling separate video windows separate windows. Other configurations include video windows, window, attribute window allowing levels alpha blending. VENC provides four analog DACs that MHz, providing means composite NTSC/PAL video, S-Video, and/or Component video output. VENC also provides bits digital output interface RGB888 devices. digital output capable 8/16-bit BT.656 output and/or CCIR.601 with separate horizontal vertical syncs. Ethernet Media Access Controller (EMAC) provides efficient interface between DM644x network. DM6443 EMAC support both 10Base-T 100Base-TX, Mbits/second (Mbps) Mbps either half- full-duplex mode, with hardware flow control quality service (QOS) support. Management Data Input/Output (MDIO) module continuously polls MDIO addresses order enumerate devices system. Once candidate been selected ARM, MDIO module transparently monitors link state reading status register. Link change events stored MDIO module optionally interrupt ARM, allowing poll link status device without continuously performing costly MDIO accesses. HPI, I2C, SPI, USB2.0, VLYNQ ports allow DM6443 easily control peripheral devices and/or communicate with host processors. DM6443 also provides multimedia card support, MMC/SD, with SDIO support.
Submit Documentation Feedback Digital Media System-on-Chip (DMSoC)
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
rich peripheral provides ability control external peripheral devices communicate with external processors. details each peripherals, related sections later this document associated peripheral reference guides. DM6443 complete development tools both DSP. These include compilers, assembly optimizer simplify programming scheduling, Windowsdebugger interface visibility into source code execution.
Digital Media System-on-Chip (DMSoC)
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Functional Block Diagram
Figure shows functional block diagram device.
BT.656, Y/C, (Bayer)
JTAG Interface System Control Input Clock(s) PLLs/Clock Generator Power/Sleep Controller Multiplexing Subsystem ARM926EJ-S I-Cache D-Cache
Video-Imaging Coprocessor (VICP) Subsystem C64x+ Data
Video Processing Subsystem (VPSS) Front Back On-Screen Video Display Encoder (OSD) (VENC) BT.656, Y/C, NTSC/ PAL, S-Video, RGB, YPbPr
Resizer Controller Histogram/ Video Preview Interface
Switched Central Resource (SCR)
Peripherals
Serial Interfaces System
EDMA
Audio Serial Port
UART
GeneralPurpose Timer
Watchdog Timer
Connectivity
Program/Data Storage
VLYNQ
EMAC With MDIO
DDR2 Ctlr (16b/32b)
Async EMIF/ NAND/ SmartMedia
ATA/ Compact Flash
MMC/ SDIO
Figure 1-1. TMS320DM6443 Functional Block Diagram
Submit Documentation Feedback
Digital Media System-on-Chip (DMSoC)
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Contents
Digital Media System-on-Chip (DMSoC)
Features Description Functional Block Diagram 6.10 6.11 6.12 6.13 6.14 6.15 6.16 6.17 6.18 6.19 6.20 6.21 6.22 6.23 6.24 6.25 Parameter Information Recommended Clock Control Signal Transition Behavior Power Supplies Reset External Clock Input From MXI/CLKIN
Revision History Device Overview
Device Characteristics Device Compatibility. Subsystem
Clock PLLs Interrupts General-Purpose Input/Output (GPIO). Enhanced Direct Memory Access (EDMA) Controller External Memory Interface (EMIF) ATA/CF
Subsystem Memory Summary Assignments Terminal Functions Device Support Device Configurations. System Module Registers Power Considerations Bootmode Configurations Reset Configurations After Reset Emulation Control System Interconnect System Interconnect Block Diagram Device Operating Conditions
MMC/SD/SDIO Video Processing Sub-System (VPSS) Overview Host-Port Interface (HPI). Universal Asynchronous Receiver/Transmitter (UART) Serial Port Interface (SPI). Inter-Integrated Circuit (I2C) Audio Serial Port (ASP) Ethernet Media Access Controller (EMAC) Management Data Input/Output (MDIO) Timer Pulse Width Modulator (PWM). VLYNQ IEEE 1149.1 JTAG
Absolute Maximum Ratings Over Operating Case Temperature Range (Unless Otherwise Noted) Recommended Operating Conditions Electrical Characteristics Over Recommended Ranges Supply Voltage Operating Case Temperature (Unless Otherwise Noted)
Mechanical Packaging Orderable Information
Thermal Data Packaging Information
Peripheral Electrical Specifications.
Contents
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Revision History
This data manual revision history highlights technical changes made SPRS282D device-specific data manual make SPRS282E revision. Scope: Applicable updates DM64x device family, specifically relating TMS320DM6443 device, have been incorporated. TMS320DM6443 Revision History
Global Section Changed instances MMC/SD MMC/SD/SDIO indicate secure data support Features: Added Secure Data (SDIO) under Flash Card Interfaces Added Host Port Interface (HPI) with 16-Bit Multiplexed Address/Data Description: Updated paragraph, HPI, I2C, SPI, USB2.0, VLYNQ ports allow DM6443 Functional Block Diagram: Added SDIO Figure 1-1, TMS320DM6443 Functional Block Diagram Characteristics Processor: Updated description Peripherals Flash Cards Added Peripheral Added C64x+ Megamodule Revision feature Memory Summary: Added column Table 2-3, Memory Summary Deleted Registers from address 0x01BC 0000 replaced with Reserved Table 2-4, Configuration Memory Summary Added address 0x01C6 7800 Table 2-4, Configuration Memory Summary (Bottom View): Updated Figure 2-5, [Quadrant Terminal Functions: Added Signal Names Descriptions multiplexed pins Table 2-9, EMIFA Terminal Functions Updated Descriptions Table 2-6, Oscillator/PLL Terminal Functions Updated Descriptions Table 2-17, Terminal Functions Updated Descriptions Table 2-20, [Part VPBE] Terminal Functions Changed title Table 2-24 MMC/SD/SDIO Terminal Functions Added Table 2-25, Terminal Functions System Module Registers: Changed address 0x01C4 0028 JTAGID register Added HPI_CTL register description address 0x01C4 0030 Table 3-1, System Module Register Memory BOOTCFG Register Description: Changed field BTSEL description value Table 3-4, BOOTCFG Register Description Boot: Updated paragraphs Updated Table 3-6, Boot Modes Boot: Added Table 3-7, Boot Modes Device Configuration Device Reset: Changed description value Table 3-8, Device Configurations (Input Pins Sampled Reset) Switched Central Resource (SCR) Priorities: Added Table 3-12, DM6443 Default Master Priorities Multiplexed Configurations: Added information Table 3-13, DM6443 Multiplexed Peripheral Pins Multiplexing Controls PINMUX0 Register Description: Added HPIEN field Figure 3-7, PINMUX0 Register Added HPIEN description Table 3-14, PINMUX0 Register Description Multiplexing Register Field Details Added Section 3.5.6.10, EMIFA/ATA Multiplexing Emulation Control: Added HPISRC field Figure 3-9, Emulation Suspend Source Register (SUSPSRC) Added field HPISRC description Table 3-33, SUSPSRC Register Description
Section Section Table
Section
Section 2.6.1 Section
Section
Section 3.3.1.1 Section 3.3.2
Section 3.3.3 Section 3.4.1 Section 3.5.1 Section 3.5.2 Section 3.5.4
Section 3.5.6 Section
Submit Documentation Feedback
Revision History
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
TMS320DM6443 Revision History (continued)
Section Section Section 6.3.1.3 Added section, System Interconnect Added Footnotes Electrical Characteristics Over Recommended Ranges Supply Voltage Operating Case Temperature DM6443 Power Clock Domains: Added Table 6-3, DM6443 Power Clock Domains Added Figure 6-6, PLL1 PLL2 Clock Domain Block Diagram Power Sleep Controller (PSC) Module: Added Table 6-5, DM6443 LPSC Assignments Added registers Table 6-6, Register Memory Reset Electrical Data/Timing: Updated Parameter Description inTable 6-8, Timing Requirements Reset Updated Parameter Description value Table 6-9, Switching Characteristics Over Recommended Operating Conditions During Reset Changed section title External Clock Input From MXI/CLKIN Updated entire section Clock PLLs: Added Section 6.6.1, PLL1 PLL2 Interrupts: Added Interrupt HPINT, Table 6-20, DM6443 Interrupts Interrupts: Deleted AEGMUX0 AEGMUX1 registers replaced with Reserved Table 6-23, C64x+ Interrupt Controller Registers Enhanced Direct Memory Access (EDMA) Controller: Added paragraph EDMA Peripheral Register Descriptions: Updated Global Registers Addresses Reserved registers (0x01c0 0264 0x01c0 0283 0x01c0 0288 0x01c0 02FF) NAND (NAND, SmartMedia, xD): Changed last bulleted item EMIFA Electrical Data/Timing Updated Table 6-35, Switching Characteristics Over Recommended Operating Conditions Asynchronous Memory Cycles EMIFA Module Updated Figure 6-21, Asynchronous Memory Read Timing EMIF Updated Figure 6-22, Asynchronous Memory Write Timing EMIF Video Processing Sub-System (VPSS) Overview: Added paragraph equations after Table 6-46 VPBE Electrical Data/Timing: Updated Parameters added Footnote Table 6-56, Switching Characteristics Over Recommended Operating Conditions VPBE Control Data Output With Respect VCLK Added section, Host Port Interface (HPI) Electrical/Data Timing: Updated Figure 6-51, Typical Output Circuit NTSC/PAL Video From DACs UART Electrical Data/Timing: Updated Parameters values Table 6-69, Timing Requirements UARTx Receive Master Mode Timings (Clock Phase Updated Parameters values Table 6-74, Switching Characteristics Over Recommended Operating Conditions Master Mode [Clock Phase Master Mode Timings (Clock Phase Updated Parameters values Table 6-76, Switching Characteristics Over Recommended Operating Conditions Master Mode [Clock Phase Inter-Integrated Circuit (I2C): Added Caution Electrical Data/Timing: Updated Table 6-79, Switching Characteristics Timings Updated Figure 6-62, Transmit Timings Added Caution
Section 6.3.1.4
Section 6.4.1
Section Section Section 6.7.1 Section 6.7.2
Section Section 6.9.2
Section 6.10.1.1 Section 6.10.1.2
Section 6.13 Section 6.13.2.3
Section 6.14 Section 6.13.2.4 Section 6.16.2 Section 6.17.2.1
Section 6.17.2.2
Section 6.18 Section 6.18.2
Revision History
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Device Overview
Device Characteristics
Table provides overview TMS320DM6443 SoC. table shows significant features device, including capacity on-chip RAM, peripherals, internal peripheral frequency relative C64x+ DSP, package type with count. Table 2-1. Characteristics Processor
HARDWARE FEATURES DDR2 Memory Controller Asynchronous EMIF (EMIFA) Flash Cards EDMA Timers Peripherals peripherals pins available same time (for more detail, Device Configurations section). UART Audio Serial Port [ASP] 10/100 Ethernet with Management Data Input/Output VLYNQ General-Purpose Input/Output Port ATA/CF Configurable Video Port Size (Bytes) DM6443 DDR2 (16/32-bit width) Asynchronous (8/16-bit width) RAM, Flash (NOR,NAND) Compact Flash MMC/SD with secure data input/output (SDIO) SmartMedia/xD independent channels QDMA channels 64-Bit General Purpose (each configurable separate 32-bit timers) 64-Bit Watch (one with flow control) (supports slave devices) (Master/Slave) (16-bit multiplexed address/data) outputs (ATA/ATAPI-6) Resizer Output (VPBE) High Speed Device High Speed Host 160KB RAM, 32KB Program (L1P)/Cache 32KB) 80KB Data (L1D)/Cache 32KB) 64KB Unified Mapped RAM/Cache (L2) 16KB I-cache D-cache 16KB 0x1000 0x0000 0x0B70 002F DM6443 -594
On-Chip Memory
Organization
C64x+ Megamodule Revision JTAG BSDL_ID Frequency (Maximum)
Control Status Register (CSR.[31:16]) Revision Register (MM_REVID[15:0]) (address location: 0x0181 2000) JTAGID Register (address location: 0x01C4 0028)
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-1. Characteristics Processor (continued)
HARDWARE FEATURES Cycle Time (Minimum) Voltage Options Package Process Technology Product Status Core CLKIN frequency multiplier reference) Product Preview (PP), Advance Information (AI), Production Data (PD) DM6443 -594 DM6443 1.68 3.37 (-594) (Bypass), (-594) 357-Pin (ZWT) 0.09
PRODUCTION DATA information current publication date. Products conform specifications terms Texas Instruments standard warranty. Production processing does necessarily include testing parameters.
Device Compatibility
ARM926EJ-S RISC compatible with other ARM9 CPUs from Holdings plc. C64x+ core code-compatible with C6000DSP platform supports features C64x family.
Subsystem
Subsystem designed give ARM926EJ-S (ARM9) master control device. general, responsible configuration control device; including Subsystem, VPSS Subsystem, majority peripherals external memories. Subsystem includes following features: ARM926EJ-S RISC processor ARMv5TEJ (32/16-bit) instruction Little endian Co-Processor (CP15) 16KB Instruction cache Data cache Write Buffer 16KB Internal (32-bit wide access) Internal (ARM bootloader non-EMIFA boot options) Embedded Trace Module Embedded Trace Buffer (ETM/ETB) Interrupt controller Controller Power Sleep Controller (PSC) System Module
2.3.1
ARM926EJ-S RISC
Subsystem integrates ARM926EJ-S processor. ARM926EJ-S processor member ARM9 family general-purpose microprocessors. This processor targeted multi-tasking applications where full memory management, high performance, size, power important.
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
ARM926EJ-S processor supports 32-bit THUMB instruction sets, enabling user trade between high performance high code density. Specifically, ARM926EJ-S processor supports ARMv5TEJ instruction set, which includes features efficient execution Java byte codes, providing Java performance similar Just Time (JIT) Java interpreter, without associated code overhead. ARM926EJ-S processor supports debug architecture includes logic assist both hardware software debug. ARM926EJ-S processor Harvard architecture provides complete high performance subsystem, including: ARM926EJ integer core CP15 system control coprocessor Memory Management Unit (MMU) Separate instruction data Caches Write buffer Separate instruction data Tightly-Coupled Memories (TCMs) [internal RAM] interfaces Separate instruction data interfaces Embedded Trace Module Embedded Trace Buffer (ETM/ETB) more complete details ARM9, refer ARM926EJ-S Technical Reference Manual, available http://www.arm.com
2.3.2
CP15
ARM926EJ-S system control coprocessor (CP15) used configure control instruction data caches, Tightly-Coupled Memories (TCMs), Memory Management Unit (MMU), other subsystem functions. CP15 registers programmed using instructions, when privileged mode such supervisor system mode.
2.3.3
ARM926EJ-S provides virtual memory features required operating systems such Linux®, Windows® Ultron®, ThreadX®, etc. single level page tables stored main memory used control address translation, permission checks memory region attributes both data instruction accesses. uses single unified Translation Lookaside Buffer (TLB) cache information held page tables. features are: Standard architecture mapping sizes, domains access protection scheme. Mapping sizes are: (sections) 64KB (large pages) (small pages) (tiny pages) Access permissions large pages small pages specified separately each quarter page (subpage permissions) Hardware page table walks Invalidate entire TLB, using CP15 register Invalidate entry, selected MVA, using CP15 register Lockdown entries, using CP15 register
2.3.4
Caches Write Buffer
size Instruction Cache 16KB, Data cache 8KB. Additionally, Caches have following features: Virtual index, virtual tag, addressed using Modified Virtual Address (MVA)
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Four-way associative, with cache line length eight words line (32-bytes line) with dirty bits Dcache Dcache supports write-through write-back copy back) cache operation, selected memory region using bits translation tables. Critical-word first cache refilling Cache lockdown registers enable control over which cache ways used allocation line fill, providing mechanism both lockdown, controlling cache corruption Dcache stores Physical Address TAG) corresponding each Dcache entry during cache line write-backs, addition Virtual Address stored RAM. This means that involved Dcache write-back operations, removing possibility misses related write-back address. Cache maintenance operations provide efficient invalidation entire Dcache Icache, regions Dcache Icache, regions virtual memory.
write buffer used writes noncachable bufferable region, write-through region write misses write-back region. separate buffer incorporated Dcache holding write-back cache line evictions cleaning dirty cache lines. main write buffer 16-word data buffer four-address buffer. Dcache write-back eight data word entries single address entry.
2.3.5
Tightly Coupled Memory (TCM)
internal provided storing real-time performance-critical code/data Interrupt Vector table. internal enables non-EMIFA boot options, such NAND UART. memories interfaced ARM926EJ-S tightly coupled memory interface that provides separate instruction data connections. Since does allow instructions D-TCM data I-TCM bus, arbiter included that both data instructions stored internal RAM/ROM. arbiter also allows accesses RAM/ROM from extra-ARM sources (e.g., EDMA other masters). ARM926EJ-S built-in support direct accesses internal memory from non-ARM master. Because time-critical nature link internal memory, accesses from non-ARM devices treated transfers. Instruction Data accesses differentiated accessing different memory regions, with instruction region from 0x0000 through 0x7FFF data from 0x8000 through 0xFFFF. instruction region 0x0000 data region 0x8000 same physical 16KB RAM. Placing instruction region 0x0000 necessary allow Interrupt Vector table placed 0x0000, required architecture. internal 16-KB split into physical banks each, which allows simultaneous instruction data accesses accomplished code data separate banks. ARM926EJ-S built support direct accesses internal memory from nonARM device. Furthermore, because time critical nature link internal memory, accesses from non-ARM devices treated transfers.
2.3.6
Advanced High-Performance (AHB)
Subsystem uses port ARM926EJ-S connect Config external memories. Arbiters employed arbitrate access separate D-AHB I-AHB Config external memories bus.
2.3.7
Embedded Trace Macrocell (ETM) Embedded Trace Buffer (ETB)
support real-time trace, ARM926EJ-S processor provides interface enable connection Embedded Trace Macrocell (ETM). ARM926ES-J Subsystem DM6443 also includes Embedded Trace Buffer (ETB). Econsists parts: Trace Port provides real-time trace capability ARM9. Triggering facilities provide trigger resources, which include address data comparators, counter, sequencers.
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
DM6443 trace port pinned instead only connected Embedded Trace Buffer. buffer memory. enabled debug tools required read/interpret captured trace data.
2.3.8
Memory Mapping
memory shown Section 2.5, Memory Summary this document. access memories shown following sections.
2.3.8.1 Internal Memories access following internal memories: 16KB Internal interface, logically separated into pages allow simultaneous access given cycle there separate accesses code (I-TCM bus) data (D-TCM) different memory regions. Internal 2.3.8.2 External Memories access following external memories: DDR2 Synchronous DRAM Asynchronous EMIF Flash NAND Flash ATA/CF Flash card devices: MMC/SD with SDIO SmartMedia 2.3.8.3 Memories access following memories: 2.3.8.4 ARM-DSP Integration DM6443 integration features follows: visibility from ARM's memory map, Section 2.5, Memory Summary, details Boot Modes Device Configurations section, Section 3.3.3, Boot, details control boot reset Device Configurations section, Section 3.3.2, Boot, details control isolation powerdown powerup Section Device Configurations, details Interrupts Section 6.7.1, Interrupts, Section 6.7.2, Interrupts, details
2.3.9
Peripherals
ARM9 access peripherals DM6443 device.
2.3.10 Controller (PLLC)
Subsystem includes Controller. Controller contains registers configuring DM6443's internal PLLs (PLL1 PLL2). Controller provides following configuration control: Bypass Mode multiplier parameters
Submit Documentation Feedback Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
divider parameters power down Oscillator power down
PLLs briefly described this document Clocking section. more detailed information PLLs Controller register descriptions, Section 2.8.3, Documentation Support, this document TMS320DM644x Subsystem Reference Guide (literature number SPRUE14).
2.3.11 Power Sleep Controller (PSC)
Subsystem includes Power Sleep Controller (PSC). Through register settings accessible ARM9, provides levels power savings: peripheral/module clock gating power domain shut-off. Brief details given Section 6.3, Power Supplies. more detailed information complete register descriptions PSC, Section 2.8.3, Documentation Support, TMS320DM644x Subsystem Reference Guide (literature number SPRUE14).
2.3.12 Interrupt Controller (AINTC)
Interrupt Controller (AINTC) accepts device interrupts maps them either ARM's (interrupt request) (fast interrupt request). Interrupt Controller briefly described this document Interrupts section. detailed information Interrupt Controller, Section 2.8.3, Documentation Support Subsystem Guide.
2.3.13 System Module
Subsystem includes System module. System module consists registers configuring controlling variety system functions. details register descriptions System module, Section Device Configurations Section 2.8.3, Documentation Support, TMS320DM644x Subsystem Reference Guide (literature number SPRUE14).
2.3.14 Power Management
DM6443 several means managing power consumption. There extensive clock gating, which reduces power used global device clocks individual peripheral clocks. Clock management utilized reduce clock frequencies order reduce switching power. more details power management techniques, Section Device Configurations, Section Peripheral Electrical Specifications, Section 2.8.3, Documentation Support, TMS320DM644x Subsystem Reference Guide (literature number SPRUE14). DM6443 gives programmer full flexibility previously mentioned capabilities customize optimal power management strategy. Several typical power management scenarios described following sections.
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Subsystem
Subsystem includes following features:
2.4.1
C64x+ Description
C64x+ Central Processing Unit (CPU) consists eight functional units, register files, data paths shown Figure 2-1. general-purpose register files each contain 32-bit registers total registers. general-purpose registers used data data address pointers. data types supported include packed 8-bit data, packed 16-bit data, 32-bit data, 40-bit data, 64-bit data. Values larger than bits, such 40-bit-long 64-bit-long values stored register pairs, with LSBs data placed even register remaining MSBs next upper register (which always odd-numbered register). eight functional units (.M1, .L1, .D1, .S1, .M2, .L2, .D2, .S2) each capable executing instruction every clock cycle. functional units perform multiply operations. units perform general arithmetic, logical, branch functions. units primarily load data from memory register file store results from register file into memory. C64x+ extends performance C64x core through enhancements features. Each C64x+ unit perform following each clock cycle: multiply, multiply, multiplies, multiplies, multiplies with add/subtract capabilities, four multiplies, four multiplies with operations, four multiplies with add/subtract capabilities (including complex multiply). There also support Galois field multiplication 8-bit 32-bit data. Many communications algorithms such FFTs modems require complex multiplication. complex multiply (CMPY) instruction takes 16-bit inputs produces 32-bit real 32-bit imaginary output. There also complex multiplies with rounding capability that produces 32-bit packed output that contain 16-bit real 16-bit imaginary values. multiply instructions provide extended precision necessary audio other high-precision algorithms variety signed unsigned 32-bit data types. (Arithmetic Logic Unit) incorporates ability parallel add/subtract operations pair common inputs. Versions this instruction exist work 32-bit data pairs 16-bit data performing dual 16-bit subtracts parallel. There also saturated forms these instructions. C64x+ core enhances unit several ways. C64x core, dual 16-bit MIN2 MAX2 comparisons were only available units. C64x+ core they also available unit which increases performance algorithms that searching sorting. Finally, increase data packing unpacking throughput, unit allows sustained high performance quad 8-bit/16-bit dual 16-bit instructions. Unpack instructions prepare 8-bit data parallel 16-bit operations. Pack instructions return parallel results output precision including saturation support. Other features include: SPLOOP small instruction buffer that aids creation software pipelining loops where multiple iterations loop executed parallel. SPLOOP buffer reduces code size associated with software pipelining. Furthermore, loops SPLOOP buffer fully interruptible. Compact Instructions native instruction size C6000 devices bits. Many common instructions such MPY, AND, ADD, expressed bits C64x+ compiler restrict code certain registers register file. This compression performed code generation tools. Instruction Enhancement noted above, there instructions such 32-bit multiplications, complex multiplications, packing, sorting, manipulation, 32-bit Galois field multiplication. Exceptions Handling Intended programmer isolating bugs. C64x+ able detect respond exceptions, both from internally detected sources (such illegal op-codes) from system events (such watchdog time expiration). Privilege Defines user supervisor modes operation, allowing operating system give
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
basic level protection sensitive resources. Local memory divided into multiple pages, each with read, write, execute permissions. Time-Stamp Counter Primarily targeted Real-Time Operating System (RTOS) robustness, free-running time-stamp counter implemented which sensitive system stalls.
more details C64x+ enhancements over C64x architecture, following documents: TMS320C64x/C64x+ Instruction Reference Guide (literature number SPRU732) TMS320C64x Technical Overview (literature number SPRU395)
Device Overview
Submit Documentation Feedback
src1
src2
even ST1b ST1a
long
long even src1 src2
Data path
dst2 dst1 src1 src2
LD1b LD1a
src1 src2
src2
src1
LD2a LD2b
src2 src1 dst2 dst1
src2 src1
Data path
even long ST2a ST2b
long even src2
src1
unit, dst2 MSB. unit, dst1 LSB. C64x unit, src2 bits; C64x+ unit, src2 bits. units, connects register files even connects even register files.
Figure 2-1. TMS320C64x+CPU (DSP Core) Data Paths
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
register file (A1, A5.A31)
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Even register file (A0, A4.A30)
register file (B1, B5.B31) Even register file (B0, B4.B30)
Control Register
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
2.4.2
Memory Mapping
memory shown Section 2.5. Configuration control registers DDR2, EMIFA, Internal supported ARM. access memories shown following sections.
2.4.2.1 Internal Memories access 16KB Internal D-TCM interface (i.e., data only). 2.4.2.2 External Memories access following External memories: DDR2 Synchronous DRAM Asynchronous EMIF Flash 2.4.2.3 Internal Memories access following memories: 2.4.2.4 C64x+ C64x+ core uses two-level cache-based architecture. Level Program cache (L1D) direct mapped cache Level Data cache (L1D) 2-way associated cache. Level memory/cache (L2) consists memory space that shared between program data space. memory configured mapped memory, cache, combination both. Table shows memory C64x+ cache registers device. Table 2-2. C64x+ Cache Registers
ADDRESS RANGE 0x0184 0000 0x0184 0020 0x0184 0024 0x0184 0040 0x0184 0044 0x0184 0048 0x0184 0FFC 0x0184 1000 0x0184 1004 0x0184 1FFC 0x0184 2000 0x0184 2004 0x0184 2008 0x0184 200C 0x0184 2010 0x0184 3FFF 0x0184 4000 0x0184 4004 0x0184 4010 0x0184 4014 0x0184 4018 0x0184 401C 0x0184 4020 0x0184 4024 0x0184 4030 Device Overview REGISTER ACRONYM L2CFG L1PCFG L1PCC L1DCFG L1DCC EDMAWEIGHT L2ALLOC0 L2ALLOC1 L2ALLOC2 L2ALLOC3 L2WBAR L2WWC L2WIBAR L2WIWC L2IBAR L2IWC L1PIBAR L1PIWC L1DWIBAR DESCRIPTION Cache configuration register Size Cache configuration register Freeze Mode Cache configuration register Size Cache configuration register Freeze Mode Cache configuration register Reserved EDMA access control register Reserved allocation register allocation register allocation register allocation register Reserved writeback base address register writeback word count register writeback invalidate base address register writeback invalidate word count register invalidate base address register invalidate word count register invalidate base address register invalidate word count register writeback invalidate base address register Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-2. C64x+ Cache Registers (continued)
ADDRESS RANGE 0x0184 4034 0x0184 4038 0x0184 4040 0x0184 4044 0x0184 4048 0x0184 404C 0x0184 4050 0x0184 4FFF 0x0184 5000 0x0184 5004 0x0184 5008 0x0184 500C 0x0184 5027 0x0184 5028 0x0184 502C 0x0184 5039 0x0184 5040 0x0184 5044 0x0184 5048 0x0184 8000 0x0184 8004 0x0184 8008 0x0184 8024 0x0184 8028 0x0184 802C 0x0184 8030 0x0184 803C 0x0184 8040 0x0184 8104 0x0184 8108 0x0184 813C 0x0184 8140- 0x0184 81FC 0x0184 8200 0x0184 823C 0x0184 8240 0x0184 83FC REGISTER ACRONYM L1DWIWC L1DWBAR L1DWWC L1DIBAR L1DIWC L2WB L2WBINV L2INV L1PINV L1DWB L1DWBINV L1DINV MAR0 MAR1 MAR2 MAR9 MAR10 MAR11 MAR12 MAR15 MAR16 MAR65 MAR66 MAR79 MAR80 MAR127 MAR128 MAR143 MAR144 MAR255 Reserved Block Writeback Block Writeback invalidate base address register invalidate word count register Reserved writeback register writeback invalidate register Global Invalidate without writeback Reserved Global Invalidate Reserved Global Writeback Global Writeback with Invalidate Global Invalidate without writeback Reserved 0x0000 0000 0x01FF FFFF Memory Attribute Registers EMIFA 0x0200 0000 0x09FF FFFF Reserved 0x0A00 0000 0x0BFF FFFF Memory Attribute Registers VLYNQ 0x0C00 0000 0x0FFF FFFF Reserved 0x1000 0000 0x41FF FFFF Memory Attribute Registers EMIFA/VLYNQ Shadow 0x4200 0000 0x4FFF FFFF Reserved 0x5000 0000 0x7FFF FFFF Memory Attribute Registers DDR2 0x8000 0000 0x8FFF FFFF Reserved 0x9000 0000 0xFFFF FFFF DESCRIPTION writeback invalidate word count register
2.4.3
Peripherals
controllability following peripherals: EDMA Timers (Timer0 Timer1) that each configured 64-bit 32-bit timers
2.4.4
Interrupt Controller
Interrupt Controller accepts device interrupts appropriately maps them DSP's available interrupts. Interrupt Controller briefly described this document Interrupts section. more detailed Interrupt Controller, Documentation Support section this document C64x+ User's Guide.
Memory Summary
Table shows memory address ranges device. Table depicts expanded Configuration Space (0x0180 0000 through 0x0FFF FFFF). device multiple on-chip memories associated with processors various subsystems. help simplify software development unified memory used where possible maintain consistent view device resources across masters.
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-3. Memory Summary
START ADDRESS 0x0000 0000 0x0000 2000 0x0000 4000 0x0000 6000 0x0000 8000 0x0000 A000 0x0000 C000 0x0000 E000 0x0001 0000 0x0010 0000 0x0020 0000 0x0080 0000 0x0081 0000 0x00E0 8000 0x00E1 0000 0x00F0 4000 0x00F1 0000 0x00F1 8000 0x0180 0000 0x01BC 0000 0x01BC 1000 0x01BC 1800 0x01BC 1900 0x01C0 0000 0x0200 0000 0x0A00 0000 0x0C00 0000 0x1000 0000 0x1000 8000 0x1000 A000 0x1000 C000 0x1000 E000 0x1001 0000 0x1110 0000 0x1120 0000 0x1180 0000 0x1181 0000 0x11E0 8000 0x11E1 0000 0x11F0 4000 0x11F1 0000 0x11F1 8000 0x2000 0000 0x2000 8000 0x4200 0000 0x5000 0000 0x8000 0000 0x9000 0000 ADDRESS 0x0000 1FFF 0x0000 3FFF 0x0000 5FFF 0x0000 7FFF 0x0000 9FFF 0x0000 BFFF 0x0000 DFFF 0x0000 FFFF 0x000F FFFF 0x001F FFFF 0x007F FFFF 0x0080 FFFF 0x00E0 7FFF 0x00E0 FFFF 0x00F0 3FFF 0x00F0 FFFF 0x00F1 7FFF 0x017F FFFF 0x01BB FFFF 0x01BC 0FFF 0x01BC 17FF 0x01BC 18FF 0x01BF FFFF 0x01FF FFFF 0x09FF FFFF 0x0BFF FFFF 0x0FFF FFFF 0x1000 7FFF 0x1000 9FFF 0x1000 BFFF 0x1000 DFFF 0x1000 FFFF 0x110F FFFF 0x111F FFFF 0x117F FFFF 0x1180 FFFF 0x11E0 7FFF 0x11E0 FFFF 0x11F0 3FFF 0x11F0 FFFF 0x11F1 7FFF 0x1FFF FFFF 0x2000 7FFF 0x41FF FFFF 0x4FFF FFFF 0x7FFF FFFF 0x8FFF FFFF 0xFFFF FFFF SIZE (Bytes) 960K 6112K Reserved 976K 9120K 3840K Memory Registers IceCrusher Reserved Space Cache Reserved Reserved Cache Reserved Reserved RAM/Cache Reserved RAM0 (Instruction) RAM1 (Instruction) Reserved (Instruction) Reserved RAM0 (Data) RAM1 (Data) (Data) Reserved RAM0 RAM1 RAM0 RAM1 Reserved C64x+ EDMA/ PERIPHERAL VPSS
255744 Reserved 128M Reserved 17344K Reserved 6112K 976K 241M32K RAM/Cache Reserved Cache Reserved RAM/Cache Reserved DDR2 Control Registers RAM/Cache Reserved Cache Reserved RAM/Cache Reserved DDR2 Control Registers Reserved EMIFA/VLYNQ Shadow Reserved DDR2 Reserved RAM/Cache Reserved Cache Reserved RAM/Cache Reserved DDR2 Control Registers Reserved EMIFA/VLYNQ Shadow Reserved DDR2 Reserved DDR2 Reserved DDR2 Reserved Reserved DDR2 Control Registers Reserved Reserved RAM0 RAM1 Peripherals EMIFA (Code Data) Reserved VLYNQ (Remote) Reserved Peripherals EMIFA (Data) Peripherals EMIFA (Data) Reserved VLYNQ (Remote) Reserved RAM0 RAM1 Peripherals
544M-32k Reserved 224M 768M 256M 1792M Reserved Reserved DDR2 Reserved
HPI's access configuration peripherals limited power sleep controller registers, PLL1 PLL2 registers, configuration registers. EMIFA shadow memory started 0x4200 0000 physically same memory location 0x0200 0000. Memory range 0x200 0000 through 0x09FF FFFF should only used C64x+ data accesses. Memory range 0x4200 0000 through 0x4FFF FFFF used C64x+ both code execution data accesses.
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-4. Configuration Memory Summary
START ADDRESS 0x0180 0000 0x0181 0000 0x0181 1000 0x0181 2000 0x0182 0000 0x0183 0000 0x0184 0000 0x0185 0000 0x0188 0000 0x01BC 0000 0x01BC 0100 0x01BC 0200 0x01BC 1000 0x01BC 1800 0x01BC 1900 0x01C0 0000 0x01C1 0000 0x01C1 0400 0x01C1 8800 0x01C1 A000 0x01C2 0000 0x01C2 0400 0x01C2 0800 0x01C2 0C00 0x01C2 1000 0x01C2 1400 0x01C2 1800 0x01C2 1C00 0x01C2 2000 0x01C2 2400 0x01C2 2800 0x01C2 2C00 0x01C4 0000 0x01C4 0800 0x01C4 0C00 0x01C4 1000 0x01C4 2000 0x01C4 2030 ADDRESS 0x0180 FFFF 0x0181 0FFF 0x0181 1FFF 0x0181 2FFF 0x0182 FFFF 0x0183 FFFF 0x0184 FFFF 0x0187 FFFF 0x01BB FFFF 0x01BC 00FF 0x01BC 01FF 0x01BC 0FFF 0x01BC 17FF 0x01BC 18FF 0x01BF FFFF 0x01C0 FFFF 0x01C1 03FF 0x01C1 07FF 0x01C1 9FFF 0x01C1 FFFF 0x01C2 03FF 0x01C2 07FF 0x01C2 0BFF 0x01C2 0FFF 0x01C2 13FF 0x01C2 17FF 0x01C2 1BFF 0x01C2 1FFF 0x01C2 23FF 0x01C2 27FF 0x01C2 2BFF 0x01C3 FFFF 0x01C4 07FF 0x01C4 0BFF 0x01C4 0FFF 0x01C4 1FFF 0x01C4 202F 0x01C4 2033 SIZE (Bytes) 192K 3328K 3.5K 255744 117K Registers Crusher Reserved EDMA EDMA EDMA Reserved UART0 UART1 UART2 Reserved Timer0 Timer1 Timer2 (Watchdog) PWM0 PWM1 PWM2 Reserved System Module Controller Controller Power Sleep Controller Reserved DDR2 System Module Reserved Power Sleep Controller Reserved DDR2 Reserved Timer0 Timer1 Reserved EDMA EDMA EDMA Reserved Memory Reserved ARM/EDMA C64x+ C64x+ Interrupt Controller C64x+ Powerdown Controller C64x+ Security C64x+ Revision C64x+ Reserved C64x+ Memory System Reserved Reserved Reserved Manager Trace
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-4. Configuration Memory Summary (continued)
START ADDRESS 0x01C4 2034 0x01C4 2400 0x01C4 8000 0x01C4 8400 0x01C6 0000 0x01C6 4000 0x01C6 6000 0x01C6 6800 0x01C6 7000 0x01C6 7800 0x01C6 8000 0x01C7 0000 0x01C7 4000 0x01C8 0000 0x01C8 1000 0x01C8 2000 0x01C8 4000 0x01C8 4800 0x01C8 5000 0x01CC 0000 0x01CE 0000 0x01D0 0000 0x01E0 0000 0x01E0 1000 0x01E0 2000 0x01E0 4000 0x01E1 0000 0x01E2 0000 0x01E4 0000 0x0200 0000 0x0400 0000 0x0600 0000 0x0800 0000 0x0A00 0000 0x0C00 0000 ADDRESS 0x01C4 23FF 0x01C4 7FFF 0x01C4 83FF 0x01C5 FFFF 0x01C6 3FFF 0x01C6 5FFF 0x01C6 67FF 0x01C6 6FFF 0x01C6 77FF 0x01C6 7FFF 0x01C6 FFFF 0x01C7 3FFF 0x01C7 FFFF 0x01C8 0FFF 0x01C8 1FFF 0x01C8 3FFF 0x01C8 47FF 0x01C8 4FFF 0x01CB FFFF 0x01CD FFFF 0x01CF FFFF 0x01DF FFFF 0x01E0 0FFF 0x01E0 1FFF 0x01E0 3FFF 0x01E0 FFFF 0x01E1 FFFF 0x01E3 FFFF 0x01FF FFFF 0x03FF FFFF 0x05FF FFFF 0x07FF FFFF 0x09FF FFFF 0x0BFF FFFF 0x0FFF FFFF SIZE (Bytes) 236K 128K 128K 128K 1792K Reserved EMIFA Control VLYNQ Control Registers Reserved MMC/SD/SDIO Reserved EMIFA Data/Code (CS2) EMIFA Data/Code (CS3) EMIFA Data/Code (CS4) EMIFA Data/Code (CS5) Reserved VLYNQ (Remote) EMIFA Data (CS2) EMIFA Data (CS3) EMIFA Data (CS4) EMIFA Data (CS5) Reserved Reserved Reserved Reserved Interrupt Controller Reserved USB2.0 Registers ATA/CF GPIO Reserved VPSS Registers Reserved EMAC Control Registers EMAC Control Module Registers EMAC Control Module MDIO Control Registers Reserved Reserved Reserved ARM/EDMA C64x+
Assignments
Extensive multiplexing used accommodate largest number peripheral functions smallest possible package. multiplexing controlled using combination hardware configuration device reset software programmable register settings. more information muxing, Section 3.5.2, Multiplexed Configurations, this document.
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
2.6.1
(Bottom View)
Figure through Figure show bottom view package assignments four quadrants
RSV3
DDR_D[4]
DDR_D[7]
DDR_D[9]
DDR_D[12]
DDR_D[14]
DDR_CLK0
DDR_CLK0
DDR_A[12]
DDR_A[11]
DDR_D[2]
DDR_D[3]
DDR_D[6]
DDR_D[8]
DDR_D[11]
DDR_D[13]
DDR_D[15]
DDR_CKE
DDR_BS[1]
DDR_A[8]
DDR_D[0]
DDR_D[1]
DDR_D[5]
DDR_DQS[0]
DDR_D[10]
DDR_DQS[1]
DDR_RAS
DDR_BS[0]
DDR_BS[2]
DDR_A[10]
EM_CS5/ GPIO8/ VLYNQ_ CLOCK
EM_CS4/ GPIO9/ VLYNQ_ SCRUN
EM_A[21]/ GPIO10/ VLYNQ_TXD0
DDR_ DQM[0]
DVDDR2
DDR_ DQM[1]
DDR_CAS
DDR_WE
DDR_CS
DDR_VDDDLL
EM_A[12]/ GPIO19
EM_A[17]/ EM_A[20]/ EM_A[19]/ EM_A[16]/ GPIO14/ GPIO11/ GPIO12/ GPIO15/ VLYNQ_TXD2 VLYNQ_RXD0 VLYNQ_TXD1 VLYNQ_RXD2
RSV7
DVDDR2
EM_A[10]/ GPIO21
EM_A[11]/ GPIO20
EM_A[15]/ EM_A[14]/ EM_A[18]/ GPIO16/ GPIO17/ GPIO13/ VLYNQ_TXD3 VLYNQ_RXD3 VLYNQ_RXD1
DVDDR2
DVDDR2
DVDDR2
EM_A[6]/ GPIO25
EM_A[7]/ GPIO24
EM_A[8]/ GPIO23
EM_A[13]/ GPIO18
DVDD18
DVDDR2
DVDDR2
PLLVDD18
RSV24
EM_A[9]/ GPIO22
DVDD18
CVDD
CVDD
MXI/CLKIN
RSV6
RESET
DVDD18
CVDD
CVDD
CVDD
CLK_OUT0/ GPIO48
EM_A[3]/ GPIO28
EM_A[5]/ GPIO26
EM_A[4]/ GPIO27
DVDD18
CVDDDSP
CVDDDSP
CVDD
Figure 2-2. [Quadrant
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
DDR_A[6]
DDR_A[5]
DDR_A[0]
DDR_D[16]
DDR_D[18]
DDR_D[21]
DDR_D[27]
DDR_D[29]
RSV4
DDR_A[7]
DDR_A[4]
DDR_A[2]
DDR_D[17]
DDR_D[19]
DDR_D[22]
DDR_D[24]
DDR_D[28]
DDR_D[30]
DDR_A[9]
DDR_A[3]
DDR_A[1]
DDR_DQS[2]
DDR_D[20]
DDR_DQS[3]
DDR_D[25]
DDR_D[26]
DDR_D[31]
DDR_ VSSDLL
DDR_ZN
DDR_ZP
DDR_DQM[2]
DDR_VREF
DDR_DQM[3]
DDR_D[23]
VSSA_1P1V
DAC_IOUT_D
DVDDR2
DVDDR2
DVDDR2
DAC_RBIAS
DAC_VREF
VDDA_1P8V
DAC_IOUT_C
DVDDR2
DVDDR2
VDDA_1P1V
VSSA_1P8V
DAC_IOUT_B
DAC_IOUT_A
DVDDR2
DVDDR2
RSV12
UART_RTS2
UART_CTS2
UART_TXD2
UART_RXD2
CVDD
DVDD18
RSV15
RSV14
RSV13
RSV11
RSV9
CVDD
DVDD18
RSV19
RSV18
RSV17
RSV16
RSV10
CVDDDSP
CVDD
DVDD18
RSV23
RSV22
RSV21
RSV20
Figure 2-3. [Quadrant
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
CVDDDSP
CVDDDSP
DVDD18
USB_ID
USB_VBUS
USB_ VSSA3P3
USB_ VDDA3P3
CVDDDSP
CVDDDSP
DVDD18
USB_V SS1P8
USB_V DD1P8
USB_R1
USB_DM
DVDD18
USB_ VSSREF
USB_ VSSA1P2LD0
USB_ VDDA1P2LD0
USB_DP
DVDD33
DVDD33
DVDD33
DVDD18
CVDD
M24VDD
M24VSS
M24XI
M24XO
GPIOV33_10/ RXD3
GPIOV33_7/ RXD0
GPIO1
GPIO5/G1
YOUT4/R4/ AEAW4
YOUT5/R5
YOUT6/R6
YOUT7/R7
CLK_OUT1/ TIM_IN/ GPIO49
GPIOV33_12/ RXDV
GPIOV33_4/ TXD1
GPIO2/G0
GPIO38/R1
YOUT0/G5/ AEAW0
YOUT1/G6/ AEAW1
YOUT2/G7/ AEAW2
YOUT3/R3/ AEAW3
VCLK
GPIOV33_8/ RXD1
GPIOV33_6/ TXD3
GPIO0/ LCD_OE
GPIO3/B0/ LCD_FIELD
PWM0/ GPIO45
COUT7/G4
HSYNC
VSYNC
VPBECLK
GPIOV33_9/ RXD2
GPIOV33_3/ TXD0
GPIOV33_0/ TXEN
GPIO4/R0
PWM1/R2/ GPIO46
COUT1/B4/ BTSEL1
COUT3/B6/ DSP_BT
COUT5/G2
COUT6/G3
GPIOV33_5/ TXD2
GPIOV33_2/
GPIOV33_1/ TXCLK
GPIO6/B1
PWM2/ B2/GPIO47
COUT0/B3/ BTSEL0
COUT2/B5/ EM_WIDTH
COUT4/B7
RSV2
Figure 2-4. [Quadrant
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
EM_A[2]/ (CLE)/ HCNTL0
EM_A[1]/ (ALE)/ HHWIL
EM_BA[0]/ DA0/ HINT
EM_A[0]/ DA2/ HCNTL1/ GPIO53
GPIO50/ ATA_CS0
DVDD18
CVDDDSP
CVDDDSP
GPIO51/ ATA_CS1
EM_BA[1]/ DA1/ GPIO52
DMACK/ UART_TXD1
EM_OE/(RE)/ (IORD)/DIOR/ HDS1
EM_D14/ DD14/ HD14
DVDD18
CVDDDSP
CVDDDSP
DMARQ/ UART_RXD1
EM_WE/(WE)/ (IOWR)/DIOW/ HDS2
EM_R/W/ INTRQ/ HR/W
EM_D11/ DD11/ HD11
EM_D10/ DD10/ HD10
DVDD18
DVDD18
EM_WAIT/ (RDY/BSY)/ IORDY/ HRDY
EM_D13/ DD13/ HD13
EM_D8/ DD8/
EM_D6/ DD6/
EM_D2/ DD2/
DVDD18
DVDD18
DVDD33
EM_D15/ DD15/ HD15
EM_D9/ DD9/
EM_D3/ DD3/
EM_D4/ DD4/
EM_D0/ DD0/
DVDD18
SD_DATA1
GPIOV33_15/ MDIO
EM_D12/ DD12/ HD12
EM_D5/ DD5/
EM_D1/ DD1/
RSV5
UART_RXD0/ GPIO35
EMU0
TRST
SD_DATA0
SD_DATA2
GPIOV33_13/ RXER
EM_D7/ DD7/
EM_CS2/
GPIO7
SCL/ GPIO43
UART_TXD0/ GPIO36
EMU1
FSR/ GPIO32
FSX/ GPIO31
SD_DATA3
GPIOV33_14/
EM_CS3
SPI_EN1/ HDDIR/ GPIO42
SPI_DI/ GPIO40
SDA/GPIO44
RTCK
GPIO33
CLKX/ GPIO29
SD_CMD
GPIOV33_16/ MDCLK
RSV1
SPI_DO/ GPIO41
SPI_CLK/ GPIO39
SPI_EN0/ GPIO37
GPIO34
CLKR/ GPIO30
SD_CLK
GPIOV33_11/ RXCLK
Figure 2-5. [Quadrant
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Terminal Functions
terminal functions tables (Table through Table 2-29) identify external signal names, associated (ball) numbers along with mechanical package designator, type, whether internal pullup pulldown resistors, functional description. more detailed information device configuration, peripheral selection, multiplexed/shared pin, Device Configurations section this data manual. Table 2-5. BOOT Terminal Functions
SIGNAL NAME TYPE OTHER BOOT COUT0/ BTSEL0 These pins multiplexed between boot mode VPBE. reset, boot mode inputs BTSEL0 BTSEL1 sampled determine boot configuration. below boot modes these inputs. Bootmode section more details. After reset, these video encoder outputs COUT0 COUT1, RGB666/888 Blue output data bits B3/B4. BTSEL1 COUT1/ BTSEL1 I/O/Z DVDD18 COUT2/ EM_WIDTH BTSEL0 Boot Mode Boot (NAND) [default] EMIFA Boot (NOR) Boot (HPI) Boot (UART0) DESCRIPTION
I/O/Z
DVDD18
I/O/Z
DVDD18
This multiplexed between EMIFA VPBE. reset, input state sampled EMIFA data width (EM_WIDTH). 8-bit wide EMIFA data bus, EM_WIDTH 16-bit wide EMIFA data bus, EM_WIDTH After reset, video encoder output COUT2 RGB666/888 Blue output data This multiplexed between boot VPBE. reset, input state sampled boot source DSP_BT. booted when DSP_BT=0. boots from EMIFA when DSP_BT=1. After reset, video encoder output COUT3 RGB666/888 Blue data output
COUT3/ DSP_BT YOUT0/ AEAW0 YOUT1/ AEAW1 YOUT2/ AEAW2 YOUT3/ AEAW3 YOUT4/ AEAW4
I/O/Z
DVDD18
I/O/Z
DVDD18 DVDD18 DVDD18 DVDD18 DVDD18
I/O/Z
I/O/Z
These pins multiplexed between EMIFA VPBE. reset, input states AEAW[4:0] sampled EMIFA address width. Peripheral Selection Device Reset section details. After reset, these video encoder outputs YOUT[0:4] RGB666/888 Green data outputs
I/O/Z
I/O/Z
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) Specifies operating supply voltage each signal
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-6. Oscillator/PLL Terminal Functions
SIGNAL NAME TYPE OTHER OSCILLATOR, MXI/CLKIN MXVDD MXVSS M24XI DVDD18 DVDD18
DESCRIPTION
Crystal input oscillator (system oscillator, typically MHz). crystal input used, instead physical clock-in source supplied, this external oscillator clock input. Crystal output oscillator. crystal input used, instead physical clock-in source supplied, should left Connect. 1.8-V power supply oscillator. crystal input used, instead physical clock-in source supplied, MXVDD should still connected 1.8-V power supply. Ground oscillator. crystal input used, instead physical clock-in source supplied, MXVSS should still connected ground. Crystal input oscillator USB). crystal input used, instead physical clock-in source supplied, this external oscillator clock input. When peripheral used, M24XI should left Connect. Crystal output oscillator. crystal input used, instead physical clock-in source supplied, M24XO should left Connect. When peripheral used, M24XO should left Connect. 1.8-V power supply oscillator. crystal input used, instead physical clock-in source supplied, M24VDD should still connected 1.8-V power supply. When peripheral used, M24VDD should connected 1.8-V power supply. Ground oscillator. crystal input used, instead physical clock-in source supplied, M24VSS should still connected ground. When peripheral used, M24VSS should connected ground. 1.8-V power supply PLLs (system).
DVDD18
M24XO
DVDD18
M24VDD
M24VSS PLLVDD18
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal more information, Recommended Operating Conditions table
Table 2-7. Clock Generator Terminal Functions
SIGNAL NAME TYPE OTHER CLOCK GENERATOR CLK_OUT0/ GPIO48 CLK_OUT1/ TIM_IN/ GPIO49 I/O/Z DVDD18 This multiplexed between PLL1 clock generator GPIO. PLL1 clock generator, clock output CLK_OUT0. This configurable 13.5 clock outputs. This multiplexed between clock generator, timer, GPIO. clock generator, clock output CLK_OUT1. This configurable clock outputs. DESCRIPTION
I/O/Z
DVDD18
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal
Table 2-8. RESET JTAG Terminal Functions
SIGNAL NAME TYPE OTHER RESET RESET DVDD18 This active global reset input. JTAG Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) Specifies operating supply voltage each signal Device Overview Submit Documentation Feedback DESCRIPTION
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-8. RESET JTAG Terminal Functions (continued)
SIGNAL NAME RTCK TRST EMU1 EMU0 TYPE I/O/Z I/O/Z OTHER DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 JTAG test-port mode select input JTAG test-port data output JTAG test-port data input JTAG test-port clock input JTAG test-port return clock output JTAG test-port reset. IEEE 1149.1 JTAG compatibility, IEEE 1149.1 JTAG compatibility statement portion this data manual Emulation Emulation DESCRIPTION
Table 2-9. EMIFA Terminal Functions
SIGNAL NAME TYPE OTHER EMIFA BOOT CONFIGURATION COUT2/ EM_WIDTH DVDD18 This multiplexed between EMIFA VPBE. reset, input state sampled EMIFA data width (EM_WIDTH). 8-bit wide EMIFA data bus, EM_WIDTH 16-bit wide EMIFA data bus, EM_WIDTH After reset, video encoder output COUT2 RGB666/888 Blue output data This multiplexed between boot VPBE. reset, input state sampled boot source DSP_BT. booted when DSP_BT=0. boots from EMIFA when DSP_BT=1. After reset, video encoder output COUT3 RGB666/888 Blue data output DESCRIPTION
I/O/Z
COUT3/ DSP_BT YOUT0/ AEAW0 YOUT1/ AEAW1 YOUT2/ AEAW2 YOUT3/ AEAW3 YOUT4/ AEAW4
I/O/Z
DVDD18
I/O/Z
DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 EMIFA FUNCTIONAL PINS: ASYNC
I/O/Z
I/O/Z
These pins multiplexed between EMIFA VPBE. reset, input states AEAW[4:0] sampled EMIFA address width. Peripheral Selection Device Reset section details. After reset, these video encoder outputs YOUT[0:4] RGB666/888 Green data outputs
I/O/Z
I/O/Z
EM_CS2/ EM_CS3
I/O/Z
DVDD18
This multiplexed between EMIFA HPI. EMIFA, this Chip Select output EM_CS2 with asynchronous memories (i.e., flash) NAND flash. This chip select default boot boot modes. EMIFA, this Chip Select output EM_CS3 with asynchronous memories (i.e., flash) NAND flash.
I/O/Z
DVDD18
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) Specifies operating supply voltage each signal Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-9. EMIFA Terminal Functions (continued)
SIGNAL NAME EM_CS4/ GPIO9/ VLYNQ_SCRUN EM_CS5/ GPIO8/ VLYNQ_CLOCK EM_R/W/ INTRQ/ HR/W EM_WAIT/ (RDY/BSY)/ IORDY/ HRDY EM_OE/ (RE)/ (IORD)/ DIOR/ HDS1 EM_WE (WE) (IOWR)/ DIOW/ HDS2 EM_BA[0]/ DA0/ HINT TYPE OTHER DESCRIPTION This multiplexed between EMIFA, GPIO, VLYNQ. EMIFA, Chip Select output EM_CS4 with asynchronous memories (i.e., flash) NAND flash. This multiplexed between EMIFA, GPIO, VLYNQ. EMIFA, Chip Select output EM_CS5 with asynchronous memories (i.e., flash) NAND flash. This multiplexed between EMIFA, ATA/CF, HPI. EMIFA, read/write output EM_R/W. This multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, HPI. EMIFA, wait state extension input EM_WAIT.
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
This multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, HPI. EMIFA, output enable output EM_OE.
I/O/Z
DVDD18
This multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, HPI. NAND/SmartMedia/xD EMIFA, write enable output EM_WE. This multiplexed between EMIFA, ATA/CF, HPI. EMIFA, this Bank Address output (EM_BA[0]). When connected 8-bit asynchronous memory, this lowest order byte address. When connected 16-bit asynchronous memory, this same function EMIF address (EM_A[22]). This multiplexed between EMIFA, ATA/CF, GPIO. EMIFA, this Bank Address output EM_BA[1]. When connected asynchronous memory this lowest order 16-bit word address. When connected 8-bit asynchronous memory, this address. This multiplexed between EMIFA, GPIO, VLYNQ. EMIFA, address output EM_A[21]. This multiplexed between EMIFA, GPIO, VLYNQ. EMIFA, address output EM_A[20]. This multiplexed between EMIFA, GPIO, VLYNQ. EMIFA, address output EM_A[19]. This multiplexed between EMIFA, GPIO, VLYNQ. EMIFA, address output EM_A[18]. This multiplexed between EMIFA, GPIO, VLYNQ. EMIFA, address output EM_A[17]. This multiplexed between EMIFA, GPIO, VLYNQ. EMIFA, address output EM_A[16]. This multiplexed between EMIFA, GPIO, VLYNQ. EMIFA, address output EM_A[15]. This multiplexed between EMIFA, GPIO, VLYNQ. EMIFA, address output EM_A[14].
I/O/Z
DVDD18
EM_BA[1]/ DA1/ GPIO52 EM_A[21]/ GPIO10/ VLYNQ_TXD0 EM_A[20]/ GPIO11/ VLYNQ_RXD0 EM_A[19]/ GPIO12/ VLYNQ_TXD1 EM_A[18]/ GPIO13/ VLYNQ_RXD1 EM_A[17]/ GPIO14/ VLYNQ_TXD2 EM_A[16]/ GPIO15/ VLYNQ_RXD2 EM_A[15]/ GPIO16/ VLYNQ_TXD3 EM_A[14]/ GPIO17/ VLYNQ_RXD3
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-9. EMIFA Terminal Functions (continued)
SIGNAL NAME EM_A[13]/ GPIO18 EM_A[12]/ GPIO19 EM_A[11]/ GPIO20 EM_A[10]/ GPIO21 EM_A[9]/ GPIO22 EM_A[8]/ GPIO23 EM_A[7]/ GPIO24 EM_A[6]/ GPIO25 EM_A[5]/ GPIO26 EM_A[4]/ GPIO27 EM_A[3]/ GPIO28 EM_A[2]/ (CLE)/ HCNTL0 EM_A[1]/ (ALE)/ HHWIL EM_A[0]/ DA2/ HCNTL1/ GPIO53 TYPE I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z OTHER DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DESCRIPTION This multiplexed between EMIFA GPIO. EMIFA, address output EM_A[13]. This multiplexed between EMIFA GPIO. EMIFA, address output EM_A[12]. This multiplexed between EMIFA GPIO. EMIFA, address output EM_A[11]. This multiplexed between EMIFA GPIO. EMIFA, address output EM_A[10]. This multiplexed between EMIFA GPIO. EMIFA, address output EM_A[9]. This multiplexed between EMIFA GPIO. EMIFA, address output EM_A[8]. This multiplexed between EMIFA GPIO. EMIFA, address output EM_A[7]. This multiplexed between EMIFA GPIO. EMIFA, address output EM_A[6]. This multiplexed between EMIFA GPIO. EMIFA, address output EM_A[5]. This multiplexed between EMIFA GPIO. EMIFA, address output EM_A[4]. This multiplexed between EMIFA GPIO. EMIFA, address output EM_A[3]. This multiplexed between EMIFA HPI. EMIFA, this EM_A[2] address line. This multiplexed between EMIFA (NAND/SmartMedia.xD) HPI. This multiplexed between EMIFA, ATA/CF, HPI, GPIO. EMIFA, this Address output EM_A[0], which least significant 32-bit word address. When connected 16-bit asynchronous memory, this address. 8-bit asynchronous memory, this address.
I/O/Z
DVDD18
I/O/Z
DVDD18
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-9. EMIFA Terminal Functions (continued)
SIGNAL NAME EM_D0/ DD0/ EM_D1/ DD1/ EM_D2/ DD2/ EM_D3/ DD3/ EM_D4/ DD4/ EM_D5/ DD5/ EM_D6/ DD6/ EM_D7/ DD7/ EM_D8/ DD8/ EM_D9/ DD9/ EM_D10/ DD10/ HD10 EM_D11/ DD11/ HD11 EM_D12/ DD12/ HD12 EM_D13/ DD13/ HD13 EM_D14/ DD14/ HD14 EM_D15/ DD15/ HD15 TYPE OTHER DESCRIPTION
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
These pins multiplexed between EMIFA (NAND), ATA/CF, HPI. cases they used bi-directional data bus. EMIFA (NAND), these EM_D[15:0].
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-9. EMIFA Terminal Functions (continued)
SIGNAL NAME EM_A[1]/ (ALE)/ HHWIL EM_A[2]/ (CLE)/ HCNTL0 EM_WAIT/ (RDY/BSY)/ IORDY/ HRDY EM_OE/ (RE)/ (IORD)/ DIOR/ HDS1 EM_WE (WE) (IOWR)/ DIOW/ HDS2 EM_CS2/ EM_CS3 EM_CS4/ GPIO9/ VLYNQ_SCRUN EM_CS5/ GPIO8/ VLYNQ_CLOCK TYPE OTHER DESCRIPTION
EMIFA FUNCTIONAL PINS: NAND SMARTMEDIA I/O/Z DVDD18 This multiplexed between EMIFA HPI. NAND/SmartMedia/xD, Address Latch Enable output (ALE). This multiplexed between EMIFA HPI. NAND/SmartMedia/xD, this Command Latch Enable output (CLE). This multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, HPI. NAND/SmartMedia/xD, ready/busy input (RDY/BSY).
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
This multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, HPI. NAND/SmartMedia/xD, read enable output (RE).
I/O/Z
DVDD18
This multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, HPI. NAND/SmartMedia/xD, write enable output (WE). This multiplexed between EMIFA HPI. EMIFA, this Chip Select output EM_CS2 with asynchronous memories (i.e. flash) NAND flash. This chip select default boot boot modes. EMIFA, this Chip Select output EM_CS3 with asynchronous memories (i.e. flash) NAND flash. This multiplexed between EMIFA, GPIO, VLYNQ. EMIFA, Chip Select output EM_CS4 with asynchronous memories (i.e., flash) NAND flash. This multiplexed between EMIFA, GPIO, VLYNQ. EMIFA, Chip Select output EM_CS5 with asynchronous memories (i.e., flash) NAND flash.
I/O/Z
DVDD18
I/O/Z I/O/Z
DVDD18 DVDD18
I/O/Z
DVDD18
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-9. EMIFA Terminal Functions (continued)
SIGNAL NAME EM_D0/ DD0/ EM_D1/ DD1/ EM_D2/ DD2/ EM_D3/ DD3/ EM_D4/ DD4/ EM_D5/ DD5/ EM_D6/ DD6/ EM_D7/ DD7/ EM_D8/ DD8/ EM_D9/ DD9/ EM_D10/ DD10/ HD10 EM_D11/ DD11/ HD11 EM_D12/ DD12/ HD12 EM_D13/ DD13/ HD13 EM_D14/ DD14/ HD14 EM_D15/ DD15/ HD15 TYPE OTHER DESCRIPTION
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
These pins multiplexed between EMIFA (NAND), ATA/CF, HPI. cases they used bi-directional data bus. EMIFA (NAND), these EM_D[15:0].
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-10. DDR2 Memory Controller Terminal Functions
SIGNAL NAME DDR_CLK0 DDR_CLK0 DDR_CKE DDR_CS DDR_WE DDR_DQM[3] DDR_DQM[2] DDR_DQM[1] DDR_DQM[0] DDR_RAS DDR_CAS DDR_DQS[0] DDR_DQS[1] DDR_DQS[2] DDR_DQS[3] DDR_BS[0] DDR_BS[1] DDR_BS[2] DDR_A[12] DDR_A[11] DDR_A[10] DDR_A[9] DDR_A[8] DDR_A[7] DDR_A[6] DDR_A[5] DDR_A[4] DDR_A[3] DDR_A[2] DDR_A[1] DDR_A[0] I/O/Z DVDDR2 DDR2 address I/O/Z DVDDR2 Bank select outputs (BS[2:0]). required support DDR2 memories. TYPE OTHER DDR2 Memory Controller I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DVDDR2 DDR2 Clock DDR2 Differential clock DDR2 Clock Enable DDR2 Active chip select DDR2 Active Write enable DDR2 Data mask outputs DQM3: upper byte data DDR_D[31:24] DQM2: DDR_D[23:16] DQM1: DDR_D[15:8] DQM0: lower byte DDR_D[7:0] DDR2 Access Signal output DDR2 Column Access Signal output Data strobe input/outputs each byte 32-bit data bus. They outputs DDR2 memory when writing inputs when reading. They used synchronize data transfers. DQS3 upper byte DDR_D[31:24] DQS2: DDR_D[23:16] DQS1: DDR_D[15:8] DQS0: bottom byte DDR_D[7:0] DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal more information, Recommended Operating Conditions table
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-10. DDR2 Memory Controller Terminal Functions (continued)
SIGNAL NAME DDR_D[31] DDR_D[30] DDR_D[29] DDR_D[28] DDR_D[27] DDR_D[26] DDR_D[25] DDR_D[24] DDR_D[23] DDR_D[22] DDR_D[21] DDR_D[20] DDR_D[19] DDR_D[18] DDR_D[17] DDR_D[16] DDR_D[15] DDR_D[14] DDR_D[13] DDR_D[12] DDR_D[11] DDR_D[10] DDR_D[9] DDR_D[8] DDR_D[7] DDR_D[6] DDR_D[5] DDR_D[4] DDR_D[3] DDR_D[2] DDR_D[1] DDR_D[0] DDR_VREF DDR_VSSDLL DDR_VDDDLL DDR_ZN DDR_ZP
TYPE
OTHER
DESCRIPTION
I/O/Z
DVDDR2
DDR2 data configured bits wide bits wide.
Reference voltage input SSTL_18 buffers. Ground DDR2 Digital Locked Loop. Power (1.8 Volts) DDR2 Digital Locked Loop. Impedance control DDR2 outputs. This must connected resistor DVDDR2. Impedance control DDR2 outputs. This must connected resistor VSS.
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-11. Terminal Functions
SIGNAL NAME SCL/ GPIO43 SDA/ GPIO44 TYPE OTHER I/O/Z I/O/Z DVDD18 DVDD18 This multiplexed between GPIO. I2C, clock output SCL. This multiplexed between GPIO. I2C, bi-directional data signal SDA. DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal
Table 2-12. Audio Serial Port (ASP) Terminal Functions
SIGNAL NAME CLKX/ GPIO29 CLKR/ GPIO30 FSX/ GPIO31 FSR/ GPIO32 GPIO33 GPIO34 TYPE OTHER Audio Serial Port (ASP) I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 This multiplexed between GPIO. ASP, Transmit clock CLKX. This multiplexed between GPIO. ASP, Receive clock CLKR. This multiplexed between GPIO. ASP, Transmit frame synchronization FSX. This multiplexed between GPIO. ASP, Receive frame synchronization FSR. This multiplexed between GPIO. ASP, Data Transmit output This multiplexed between GPIO. ASP, Data Receive input DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal
Table 2-13. Terminal Functions
SIGNAL NAME SPI_EN0/ GPIO37 SPI_EN1/ HDDIR/ GPIO42 SPI_CLK/ GPIO39 SPI_DI/ GPIO40 SPI_DO/ GPIO41 TYPE OTHER Serial Port Interface (SPI) I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 This multiplexed between GPIO. When used SPI, slave device enable output SPI_EN0. This multiplexed between SPI, ATA, GPIO. When used SPI, slave device enable output SPI_EN1. This multiplexed between GPIO. SPI, clock output SPI_CLK. This multiplexed between GPIO. SPI, data input SPI_DI. This multiplexed between GPIO. data output SPI_DO. DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-14. EMAC MDIO Terminal Functions
SIGNAL NAME GPIOV33_0/ TXEN GPIOV33_1/ TXCLK GPIOV33_2/ GPIOV33_6/ TXD3 GPIOV33_5/ TXD2 GPIOV33_4/ TXD1 GPIOV33_3/ TXD0 GPIOV33_11/ RXCLK GPIOV33_12/ RXDV GPIOV33_13/ RXER GPIOV33_14/ GPIOV33_10/ RXD3 GPIOV33_9/ RXD2 GPIOV33_8/ RXD1 GPIOV33_7/ RXD0 GPIOV33_16/ MDCLK GPIOV33_15/ MDIO TYPE OTHER EMAC I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 This multiplexed between GPIO Ethernet MAC. Ethernet mode, Transmit Enable output TXEN. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Transmit Clock input TXCLK. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Collision Detect input COL. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Transmit Data output TXD3. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Transmit Data output TXD2. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Transmit Data output TXD1. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Transmit Data output TXD0. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Receive Clock input RXCLK. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Receive Data Valid input RXDV. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Receive Error input RXER. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Carrier Sense input CRS. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Receive Data input RXD3. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Receive Data input RXD2. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Receive data input RXD1. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Receive Data input RXD0. MDIO I/O/Z I/O/Z DVDD33 DVDD33 This multiplexed between GPIO Ethernet MAC. Ethernet mode, Management Data Clock output MDCLK. This multiplexed between GPIO Ethernet MAC. Ethernet mode, Management Data MDIO. DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal
Table 2-15. GPIOV33 Terminal Functions
SIGNAL NAME GPIOV33_16/ MDCLK GPIOV33_15/ MDIO GPIOV33_14/ TYPE OTHER GPIOV33 I/O/Z I/O/Z I/O/Z DVDD33 DVDD33 DVDD33 This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_16. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_15. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_14. DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal Device Overview Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-15. GPIOV33 Terminal Functions (continued)
SIGNAL NAME GPIOV33_13/ RXER GPIOV33_12/ RXDV GPIOV33_11/ RXCLK GPIOV33_10/ RXD3 GPIOV33_9/ RXD2 GPIOV33_8/ RXD1 GPIOV33_7/ RXD0 GPIOV33_6/ TXD3 GPIOV33_5/ TXD2 GPIOV33_4/ TXD1 GPIOV33_3/ TXD0 GPIOV33_2/ GPIOV33_1/ TXCLK GPIOV33_0/ TXEN TYPE I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z OTHER DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DVDD33 DESCRIPTION This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_13. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_12. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_11. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_10. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_9. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_8. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_7. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_6. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_5. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_4. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_3. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_2. This multiplexed between GPIO Ethernet MAC. GPIO mode, 3.3V GPIO GPIOV33_1. This multiplexed between GPIO Ethernet MAC. GPIO mode, this 3.3V GPIO GPIOV33_0.
Table 2-16. Standalone GPIOV18 Terminal Functions
SIGNAL NAME GPIO7 GPIO1 TYPE OTHER Standalone GPIOV18 I/O/Z I/O/Z DVDD18 DVDD18 This standalone functions GPIO7. This standalone functions GPIO1. DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-17. Terminal Functions
SIGNAL NAME TYPE OTHER Crystal input oscillator USB). M24XI DVDD18 crystal input used, instead physical clock-in source supplied, this external oscillator clock input. When peripheral used, M24XI should left Connect. Crystal output oscillator. M24XO DVDD18 crystal input used, instead physical clock-in source supplied, M24XO should left Connect. When peripheral used, M24XO should left Connect. 1.8-V power supply oscillator. M24VDD
DESCRIPTION
crystal input used, instead physical clock-in source supplied, M24VDD should still connected 1.8-V power supply. When peripheral used, M24VDD should connected 1.8-V power supply. Ground oscillator.
M24VSS
crystal input used, instead physical clock-in source supplied, M24VSS should still connected ground. When peripheral used, M24VSS should connected ground. input that signifies that VBUS connected.
USB_VBUS
When peripheral used, USB_VBUS signal should either pulled down pulled 10-k resistor. operating mode identification pin. Host mode operation, pull down this ground (VSS) external 1.5-k resistor. Device mode operation, pull this DVDD33 rail external 1.5-k resistor. When peripheral used, USB_ID signal should either pulled down pulled 10-k resistor.
USB_ID
USB_DP USB_DM
bi-directional Data Differential signal pair [positive/negative]. When peripheral used, USB_DP signal should pulled high USB_DM signal should pulled down 10-k resistor. Reference current output. This must connected 10-k resistor USB_VSSREF. When peripheral used, USB_R1 signal should connected 10-k resistor USB_VSSREF.
USB_R1
Ground reference current. This must connected 10-k± resistor USB_R1. When peripheral used, USB_VSSREF signal should connected VSS. Analog power supply phy.
USB_VSSREF
USB_VDDA3P3
When peripheral used, USB_VDDA3P3 signal should connected DVDD33. Analog ground phy. When peripheral used, USB_VSSA3P3 signal should connected VSS. 1.8-V power supply phy. When peripheral used, USB_VDD1P8 signal should connected DVDD18.
USB_VSSA3P3
USB_VDD1P8
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal more information, Recommended Operating Conditions table Device Overview Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-17. Terminal Functions (continued)
SIGNAL NAME USB_VSS1P8 TYPE OTHER Ground phy.
DESCRIPTION
When peripheral used, USB_VSS1P8 signal should connected VSS. Core Power supply output phy. This must connected 1-µF capacitor VSS. When peripheral used, USB_VDDA1P2LDO signal should still connected 1-µF capacitor VSS.
USB_VDDA1P2LDO
USB_VSSA1P2LDO
Core Ground phy. This ground must connected VSS. When peripheral used, USB_VSSA1P2LDO signal should still connected VSS.
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-18. VLYNQ Terminal Functions
SIGNAL NAME EM_CS5/ GPIO8/ VLYNQ_CLOCK EM_CS4/ GPIO9/ VLYNQ_SCRUN EM_A[15]/ GPIO16/ VLYNQ_TXD3 EM_A[17]/ GPIO14/ VLYNQ_TXD2 EM_A[19]/ GPIO12/ VLYNQ_TXD1 EM_A[21]/ GPIO10/ VLYNQ_TXD0 EM_A[14]/ GPIO17/ VLYNQ_RXD3 EM_A[16]/ GPIO15/ VLYNQ_RXD2 EM_A[18]/ GPIO13/ VLYNQ_RXD1 EM_A[20]/ GPIO11/ VLYNQ_RXD0 TYPE OTHER VLYNQ I/O/Z DVDD18 This multiplexed between EMIFA, GPIO, VLYNQ. VLYNQ, clock (VLYNQ_CLOCK). This multiplexed between EMIFA, GPIO, VLYNQ. VLYNQ, Serial Clock request (VLYNQ_SCRUN). This multiplexed between EMIFA, GPIO, VLYNQ. VLYNQ, transmit output VLYNQ_TXD3. This multiplexed between EMIFA, GPIO, VLYNQ. VLYNQ, transmit output VLYNQ_TXD2. This multiplexed between EMIFA, GPIO, VLYNQ. VLYNQ, transmit output VLYNQ_TXD1. This multiplexed between EMIFA, GPIO, VLYNQ. VLYNQ, transmit (VLYNQ_TXD0). This multiplexed between EMIFA, GPIO, VLYNQ. VLYNQ, receive input VLYNQ_RXD3. This multiplexed between EMIFA, GPIO, VLYNQ. VLYNQ, receive input VLYNQ_RXD2. This multiplexed between EMIFA, GPIO, VLYNQ. VLYNQ, receive input VLYNQ_RXD1. This multiplexed between EMIFA, GPIO, VLYNQ. VLYNQ, receive input VLYNQ_RXD0. DESCRIPTION
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-19. VPBE Terminal Functions
SIGNAL NAME TYPE OTHER VIDEO (VPBE) HSYNC VSYNC VCLK VPBECLK COUT0/ BTSEL0 COUT1/ BTSEL1 COUT2/ EM_WIDTH COUT3/ DSP_BT COUT4/ COUT5/ COUT6/ COUT7/ YOUT0/ AEAW0 YOUT1/ AEAW1 YOUT2/ AEAW2 YOUT3/ AEAW3 YOUT4/ AEAW4 YOUT5/ YOUT6/ YOUT7/ GPIO0/ LCD_OE GPIO2/ I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 Video encoder output YOUT5 RGB666/888 data output Video encoder output YOUT6 RGB666/888 data output Video encoder output YOUT7 RGB666/888 data output This multiplexed between GPIO VPBE. VPBE mode, output enable LCD_OE. This multiplexed between GPIO VPBE. VPBE mode, RGB888 Green data output These pins multiplexed between EMIFA VPBE. After reset, these video encoder outputs YOUT[0:4] RGB666/888 Green data outputs VPBE Horizontal Sync signal that either input output. VPBE Vertical Sync signal that either input output. VPBE Clock Output VPBE Clock Input This pins multiplexed between boot mode VPBE. After reset, this either video encoder outputs COUT0, RGB666/888 Blue output data bits This pins multiplexed between boot mode VPBE. After reset, this either video encoder outputs COUT1, RGB666/888 Blue output data bits This multiplexed between EMIFA VPBE. After reset, video encoder output COUT2 RGB666/888 Blue output data This multiplexed between boot VPBE. After reset, video encoder output COUT3 RGB666/888 Blue data output Video encoder output COUT4 RGB666/888 Blue data output Video encoder output COUT5 RGB666/888 Green data output Video encoder output COUT6 RGB666/888 Green data output Video encoder output COUT7 RGB666/888 Green data output DESCRIPTION
I/O/Z
I/O/Z
I/O/Z I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z I/O/Z I/O/Z
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) Specifies operating supply voltage each signal Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-19. VPBE Terminal Functions (continued)
SIGNAL NAME GPIO3/ LCD_FIELD GPIO4/ GPIO5/ GPIO6/ GPIO38/ PWM1/ GPIO46 PWM2/ GPIO47 TYPE OTHER DESCRIPTION This multiplexed between GPIO, VPBE. VPBE mode, RGB888 Blue data output interlaced bidirectional LCD_FIELD. This multiplexed between GPIO VPBE. VPBE mode, RGB888 data output This multiplexed between GPIO VPBE. VPBE mode, RGB888 Green data output This multiplexed between GPIO VPBE. VPBE mode, RGB888 Blue data output This multiplexed between VPBE GPIO. VPBE mode, RGB888 output data This multiplexed between PWM1, VPBE, GPIO. VPBE mode, RGB888 output (R2). This multiplexed between PWM2, VPBE, GPIO. VPBE mode, RGB888 Blue output (B2).
I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z
DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 DVDD18
I/O/Z
DVDD18
Table 2-20. [Part VPBE] Terminal Functions
SIGNAL NAME TYPE OTHER DAC[A:D] DAC_VREF DAC_IOUT_A DAC_IOUT_B DAC_IOUT_C DAC_IOUT_D VDDA_1P8V VSSA_1P8V VDDA_1P1V VSSA_1P1V DAC_RBIAS
DESCRIPTION
Reference voltage input (0.5 When used, DAC_VREF signal should connected VSS. Output When used, DAC_IOUT_A signal should left Connect. Output When used, DAC_IOUT_B signal should left Connect. Output When used, DAC_IOUT_C signal should left Connect. Output When used, DAC_IOUT_D signal should left Connect. 1.8-V analog power. When used, VDDA_1P8V signal should connected VSS. Analog ground. When used, VSSA_1P8V signal should connected VSS. 1.20-V analog core supply voltage (-594 device). When used, VDDA_1P1V signal should connected VSS. Analog core ground. When used, VSSA_1P1V signal should connected VSS. External resistor connection current bias configuration. This must connected resistor VSSA_1P8V. When used, DAC_RBIAS signal should connected VSS.
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal more information, Recommended Operating Conditions table
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-21. UART0, UART1, UART2 Terminal Functions
SIGNAL NAME TYPE OTHER UART2 UART_RXD2 UART_TXD2 UART_CTS2 UART_RTS2 I/O/Z I/O/Z I/O/Z I/O/Z DVDD18 DVDD18 DVDD18 DVDD18 Receive data input UART_RXD2 Transmit data output UART_TXD2 Clear send input UART_CTS2 Ready send output UART_RTS2 UART1 DMACK/ UART_TXD1 DMARQ/ UART_RXD1 UART_RXD0/ GPIO35 UART_TXD0/ GPIO36 I/O/Z I/O/Z DVDD18 DVDD18 This multiplexed between ATA/CF UART1. UART1, transmit data output UART_TXD1. This multiplexed between ATA/CF UART1. UART1, receive data input UART_RXD1. UART0 I/O/Z I/O/Z DVDD18 DVDD18 This multiplexed between UART0 GPIO. UART0, Receive Data input UART_RXD0. This multiplexed between UART0 GPIO. UART0, Transmit Data output UART_TXD0. DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) Specifies operating supply voltage each signal
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-22. PWM0, PWM1, PWM2 Terminal Functions
SIGNAL NAME PWM2/ GPIO47 PWM1/ GPIO46 PWM0/ GPIO45 TYPE OTHER PWM2 I/O/Z DVDD18 This multiplexed between PWM2, VPBE, GPIO. PWM2, output PWM2. PWM1 I/O/Z DVDD18 This multiplexed between PWM1, VPBE, GPIO. PWM1, output PWM1. PWM0 I/O/Z DVDD18 This multiplexed between PWM0 GPIO. PWM0, output PWM0. DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal
Table 2-23. ATA/CF Terminal Functions
SIGNAL NAME SPI_EN1/ HDDIR/ GPIO42 GPIO50/ ATA_CS0 GPIO51/ ATA_CS1 EM_R/W/ INTRQ EM_WAIT/ (RDY/BSY)/ IORDY EM_OE/ (RE)/ (IORD)/ DIOR EM_WE (WE) (IOWR)/ DIOW DMACK/ UART_TXD1 DMARQ/ UART_RXD1 TYPE OTHER ATA/CF I/O/Z DVDD18 DVDD18 DVDD18 DVDD18 DVDD18 This multiplexed between SPI, ATA, GPIO. ATA, buffer direction control output HDDIR. This multiplexed between GPIO ATA/CF. mode, ATA/CF chip select output ATA_CS0. This multiplexed between GPIO ATA/CF. mode, ATA/CF chip select output ATA_CS1. This multiplexed between EMIFA ATA/CF. ATA/CF, interrupt request input INTRQ. This multiplexed between EMIFA (NAND/SmartMedia/xD) ATA/CF. ATA/CF, Ready input IORDY. This multiplexed between EMIFA (NAND/SmartMedia/xD) ATA/CF. read strobe output (IORD). ATA, read strobe output DIOR. This multiplexed between EMIFA (NAND/SmartMedia/xD) ATA/CF. write strobe output (IOWR). ATA, write strobe output DIOW. This multiplexed between ATA/CF UART1. ATA/CF, acknowledge output DMACK. This multiplexed between ATA/CF UART1. ATA/CF, request DMARQ input. DESCRIPTION
DVDD18
DVDD18
DVDD18 DVDD18
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) Specifies operating supply voltage each signal
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-23. ATA/CF Terminal Functions (continued)
SIGNAL NAME EM_D15/ DD15 EM_D14/ DD14 EM_D13/ DD13 EM_D12/ DD12 EM_D11/ DD11 EM_D10/ DD10 EM_D9/ EM_D8/ EM_D7/ EM_D6/ EM_D5/ EM_D4/ EM_D3/ EM_D2/ EM_D1/ EM_D0/ EM_A[0]/ DA2/ GPIO53 EM_BA[1]/ DA1/ GPIO52 EM_BA[0]/ I/O/Z I/O/Z DVDD18 This multiplexed between EMIFA, ATA/CF, GPIO. ATA/CF, Device address output DA2. This multiplexed between EMIFA, ATA/CF, GPIO. ATA/CF, Device address output DA1. This multiplexed between EMIFA ATA/CF. ATA/CF, Device address output DA0. DVDD18 These pins multiplexed between EMIFA (NAND) ATA/CF. cases they used bi-directional data bus. ATA/CF, these DD[15:0]. TYPE OTHER DESCRIPTION
I/O/Z I/O/Z
DVDD18 DVDD18
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-24. MMC/SD/SDIO Terminal Functions
SIGNAL NAME SD_CLK SD_CMD SD_DATA3 SD_DATA2 SD_DATA1 SD_DATA0 TYPE OTHER MMC/SD/SDIO I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z DVDD33 These pins nibble wide bi-directional data SD_DATA[3:0]. DVDD33 DVDD33 Data clock output SD_CLK Bi-directional command SD_CMD DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-25. Terminal Functions
SIGNAL NAME TYPE OTHER Host-Port Interface (HPI) EM_CS3 EM_BA[0]/ DA0/ HINT EM_A[0]/ DA2/ HCNTL1/ GPIO53 EM_A[2]/ (CLE)/ HCNTL0 EM_A[1]/ (ALE)/ HHWIL EM_R/W/ INTRQ/ HR/W EM_CS2/ EM_WE (WE) (IOWR)/ DIOW/ HDS2 EM_OE/ (RE)/ (IORD)/ DIOR/ HDS1 EM_WAIT/ (RDY/BSY)/ IORDY/ HRDY I/O/Z I/O/Z DVDD18 DVDD18 EMIFA, this Chip Select output. mode this must pulled high external 10-k resistor. This multiplexed between EMIFA, ATA/CF, HPI. mode, host interrupt output HINT. This multiplexed between EMIFA, ATA/CF, HPI, GPIO. HPI, control input HCNTL1. state HCNTL1 HCNTL0 determine address, data, control information being transmitted between external host DM644X. This multiplexed between EMIFA (NAND/SmartMedia/xD), HPI. mode, control input HCNTL0. state HCNTL1 HCNTL0 determine address, data, control information being transmitted between external host DM644X. This multiplexed between EMIFA (NAND/SmartMedia/xD), HPI. mode, Half-word identification input HHWIL. This multiplexed between EMIFA, ATA/CF, HPI. HPI, Host Read Write input HR/W. This signal active high reads writes. This multiplexed between EMIFA HPI. mode, this Active Chip Select input HCS. This multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, HPI. HPI, data strobe input HDS2. DESCRIPTION
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
I/O/Z I/O/Z
DVDD18 DVDD18
I/O/Z
DVDD18
I/O/Z
DVDD18
This multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, HPI. HPI, data strobe input HDS1.
I/O/Z
DVDD18
This multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, HPI. HPI, ready output HRDY.
Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-25. Terminal Functions (continued)
SIGNAL NAME EM_D15/ DD15/ HD15 EM_D14/ DD14/ HD14 EM_D13/ DD13/ HD13 EM_D12/ DD12/ HD12 EM_D11/ DD11/ HD11 EM_D10/ DD10/ HD10 EM_D9/ DD9/ EM_D8/ DD8/ EM_D7/ DD7/ EM_D6/ DD6/ EM_D5/ DD5/ EM_D4/ DD4/ EM_D3/ DD3/ EM_D2/ DD2/ EM_D1/ DD1/ EM_D0/ DD0/ TYPE OTHER DESCRIPTION
I/O/Z DVDD18
These pins multiplexed between EMIFA (NAND), ATA/CF, HPI. mode, these HD[15:0] multiplexed internally with address lines.
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-26. Timer Timer Timer Terminal Functions
SIGNAL NAME TYPE OTHER Timer Timer external pins. Timer Timer peripheral pins pinned external pins. Timer CLK_OUT1/ TIM_IN/ GPIO49 I/O/Z DVDD18 This multiplexed between clock generator, timer, GPIO. Timer0, timer event capture input TIM_IN. DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Specifies operating supply voltage each signal
Table 2-27. Reserved Terminal Functions
SIGNAL NAME RSV1 RSV2 RSV3 RSV4 RSV5 RSV6 RSV7 RSV9 RSV10 RSV11 RSV12 RSV13 RSV14 RSV15 RSV16 RSV17 RSV18 RSV19 RSV20 RSV21 RSV22 RSV23 RSV24 I/O/Z I/O/Z TYPE OTHER RESERVED Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. This must tied directly normal device operation. Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. This must tied directly normal device operation. Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) Reserved. (Leave unconnected, connect power ground) DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) Specifies operating supply voltage each signal
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-28. Supply Terminal Functions
SIGNAL NAME DVDD33 DVDD18 DVDDR2 Input, Output, High impedance, Supply voltage, Ground, Analog signal DDR2 supply voltage (see Power-Supply Decoupling section this data manual) supply voltage (see Power-Supply Decoupling section this data manual) supply voltage (see Power-Supply Decoupling section this data manual) TYPE OTHER SUPPLY VOLTAGE PINS DESCRIPTION
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-28. Supply Terminal Functions (continued)
SIGNAL NAME CVDD CVDDDSP 1.20 DSPSS supply voltage (-594 devices) (see Power-Supply Decoupling section this data manual) 1.20 core supply voltage (-594 device) (see Power-Supply Decoupling section this data manual) TYPE OTHER DESCRIPTION
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-29. Ground Terminal Functions
SIGNAL NAME Input, Output, High impedance, Supply voltage, Ground, Analog signal Ground pins TYPE OTHER GROUND PINS DESCRIPTION
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Table 2-29. Ground Terminal Functions (continued)
SIGNAL NAME Ground pins TYPE OTHER DESCRIPTION
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Device Support 2.8.1 Development Support
offers extensive line development tools TMS320DM644x platform, including tools evaluate performance processors, generate code, develop algorithm implementations, fully integrate debug software hardware modules. tool's support documentation electronically available within Code Composer StudioIntegrated Development Environment (IDE). following products support development TMS320DM644x SoC-based applications: Software Development Tools: Code Composer StudioIntegrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOSTM), which provides basic run-time target software needed support application. Hardware Development Tools: Extended Development System (XDSTM) Emulator complete listing development-support tools TMS320DM644x platform, visit Texas Instruments site Worldwide http://www.ti.com uniform resource locator (URL). information pricing availability, contact nearest field sales office authorized distributor.
2.8.2
Device Development-Support Tool Nomenclature
designate stages product development cycle, assigns prefixes part numbers devices support tools. Each commercial family member three prefixes: TMX, TMP, (e.g., TMX320DM6443ZWT). Texas Instruments recommends three possible prefix designators support tools: TMDX TMDS. These prefixes represent evolutionary stages product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS). Device development evolutionary flow: Experimental device that necessarily representative final device's electrical specifications. Final silicon that conforms device's electrical specifications completed quality reliability verification. Fully-qualified production device.
Support tool development evolutionary flow: TMDX TMDS Development-support product that completed Texas Instruments internal qualification testing. Fully qualified development-support product.
devices TMDX development-support tools shipped against following disclaimer: "Developmental product intended internal evaluation purposes." devices TMDS development-support tools have been characterized fully, quality reliability device have been demonstrated fully. TI's standard warranty applies.
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Predictions show that prototype devices (TMX TMP) have greater failure rate than standard production devices. Texas Instruments recommends that these devices used production system because their expected end-use failure rate still undefined. Only qualified production devices used. device nomenclature also includes suffix with device family name. This suffix indicates package type (for example, ZWT), temperature range (for example, "Blank" commercial temperature range), device speed range megahertz (for example, "Blank" default [594-MHz DSP, 297-MHz ARM9]). Figure provides legend reading complete device name TMS320DM644x platform member.
DM6443 PREFIX Experimental device Qualified device DEVICE SPEED RANGE Blank 594-MHz DSP, 297-MHz ARM9 [Default]
DEVICE FAMILY TMS320t family
TEMPERATURE RANGE (DEFAULT: 85°C) Blank 85°C, commercial temperature
DEVICE(B) DM644x DMSoC: DM6443 DM6446
PACKAGE TYPE(A) 361-pin plastic BGA, with Pb-free soldered balls
SILICON REVISION Blank Silicon Ball Grid Array actual device part numbers (P/Ns) ordering information, website (http://www.ti.com).
Figure 2-6. Device Nomenclature
Submit Documentation Feedback
Device Overview
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
2.8.3
Documentation Support
2.8.3.1 Related Documentation From Texas Instruments following documents describe TMS320DM644x Digital Media System-on-Chip (DMSoC). Copies these documents available Internet www.ti.com. Tip: Enter literature number search provided www.ti.com. current documentation that describes DM644x DMSoC, related peripherals, other technical collateral, available C6000 product folder www.ti.com/c6000. SPRUE14 TMS320DM644x DMSoC Subsystem Reference Guide. Describes subsystem TMS320DM644x Digital Media System-on-Chip (DMSoC). subsystem designed give ARM926EJ-S (ARM9) master control device. general, responsible configuration control device; including subsystem, video processing subsystem, majority peripherals external memories. TMS320DM644x DMSoC Subsystem Reference Guide. Describes digital signal processor (DSP) subsystem TMS320DM644x Digital Media System-on-Chip (DMSoC). TMS320DM644x DMSoC Peripherals Overview Reference Guide. Provides overview briefly describes peripherals available TMS320DM644x Digital Media System-on-Chip (DMSoC). TMS320C64x TMS320C64x+ Migration Guide. Describes migrating from Texas Instruments TMS320C64x digital signal processor (DSP) TMS320C64x+ DSP. objective this document indicate differences between cores. Functionality devices that identical included. TMS320C64x/C64x+ Instruction Reference Guide. Describes architecture, pipeline, instruction set, interrupts TMS320C64x TMS320C64x+ digital signal processors (DSPs) TMS320C6000 family. C64x/C64x+ generation comprises fixed-point devices C6000 platform. C64x+ enhancement C64x with added functionality expanded instruction set. TMS320C64x+ Megamodule Reference Guide. Describes TMS320C64x+ digital signal processor (DSP) megamodule. Included discussion internal direct memory access (IDMA) controller, interrupt controller, power-down controller, memory protection, bandwidth management, memory cache. EDMA v3.0 (EDMA3) Migration Guide TMS320DM644x DMSoC. Describes migrating from Texas Instruments TMS320C64x digital signal processor (DSP) enhanced direct memory access (EDMA2) TMS320DM644x Digital Media System-on-Chip (DMSoC) EDMA3. This document summarizes differences between EDMA3 EDMA2 provides guidance migrating from EDMA2 EDMA3.
SPRUE15 SPRUE19
SPRAA84
SPRU732
SPRU871
SPRAAA6
Device Overview
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Device Configurations
System Module Registers
system module includes status control registers required configuration device. Brief descriptions various registers shown Table 3-1. System Module registers required device configurations discussed following sections. Table 3-1. System Module Register Memory
ADDRESS RANGE 0x01C4 0000 0x01C4 0004 0x01C4 0008 0x01C4 000C 0x01C4 0010 0x01C4 0014 0x01C4 0018 0x01C4 0027 0x01C4 0028 0x01C4 002C 0x01C4 0030 0x01C4 0034 0x01C4 0038 0x01C4 003C 0x01C4 0040 0x01C4 0044 0x01C4 0048 0x01C4 004C 0x01C4 0050 0x01C4 006F REGISTER ACRONYM PINMUX0 PINMUX1 DSPBOOTADDR SUSPSRC INTGEN BOOTCFG JTAGID HPI_CTL USBPHY_CTL CHP_SHRTSW MSTPRI0 MSTPRI1 VPSS_CLKCTL VDD3P3V_PWDN DRRVTPER DESCRIPTION multiplexing control details, Section 3.5.4, PINMUX0 Register Description. multiplexing control details, Section 3.5.5, PINMUX1 Register Description. Boot address DSP. details, Section 3.3.1.2, DSPBOOTADDR Register Description. Emulator Suspend Source. details, Section 3.6, Emulation Control. ARM/DSP Interrupt Status Control. details, Section 6.7.3, ARM/DSP Communications Interrupts. Device boot configuration. details, Section 3.3.1.1, BOOTCFG Register Description. Reserved. JTAGID/Device number. details, Section 6.25.1, JTAG Register Description. Reserved. control. details, Section 3.5.6.10, EMIFA/ATA Multiplexing. control. details, Section 6.15.1, USBPHY_CTL Register Description. Chip shorting switch control. details, Section 3.2.1, Power Configurations Reset. master priority control details, Section 3.5.1, Switched Central Resource (SCR) Priorities. master priority control details, Section 3.5.1, Switched Central Resource (SCR) Priorities. VPSS clock control. 3.3V powerdown control. details, Section 3.2.2, Power Configurations after Reset. Enables access DDR2 Register. Reserved.
Power Considerations
Global device power domains controlled Power Sleep Controller, except shown following sections.
3.2.1
Power Configurations Reset
described DM6443 Power Clock Domains section, DM6443 power domains: Always DSP. There shorting switch between power domains that must opened when domain powered closed when domain powered CHP_SHRTSW register, shown Figure 3-1, controls shorting switch between device always-on power domains. This switch should enabled after powering-up domain.
Submit Documentation Feedback
Device Configurations
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
Setting DSPPWRON closes (enables) switch enables power domain. default switch value determined DSP_BT configuration input. self boot selected (DSP_BT=1), will powered-up DSPPWRON will value '1'. boot operation (DSP_BT=0), DSPPWRON will disable value must before domain power turned Note: Once power domain enabled (powered up), cannot disabled (powered down). Dynamic power down supported this device. Figure 3-1. CHP_SHRTSW Register
RESERVED R-0000 0000 0000 0000 0000 0000 0000 DSPPWRON R/W-L
LEGEND: Read, Write, value reset, state latched reset rising
Table 3-2. CHP_SHRTSW Register Description
NAME DSPPWRON power domain enable. power domain power domain DESCRIPTION
3.2.2
Power Configurations after Reset
VDD3P3V_PWDN register controls power 3.3V buffers MMC/SD/SDIO GPIOV33. 3.3V I/Os separated into groups independent control shown Figure described Table 3-3. default, these pins disabled reset. Figure 3-2. VDD3P3V_PWDN Register
RESERVED R-0000 0000 0000 0000 0000 0000 0000
IOPWDN1 R/W-1
IOPWDN0 R/W-1
LEGEND: Read, Write, value reset
Table 3-3. VDD3P3V_PWDN Register Description
NAME IOPWDN0 DESCRIPTION GIOV33 Powerdown controls GIOV33[16:0] pins. buffers powered buffers powered down MMC/SD/SDIO Powerdown controls SD_CLK, SD_CMD, SD_DATA[3:0] pins. buffers powered buffers powered down
IOPWDN1
Bootmode
device booted through multiple means: states captured reset, primary bootloaders within internal EMIFA, secondary user bootloaders from peripherals external memories. Boot modes, configurations, register configurations required booting device, described following sections.
Device Configurations
Submit Documentation Feedback
TMS320DM6443 Digital Media System-on-Chip
SPRS282E DECEMBER 2005 REVISED MARCH 2007
3.3.1
Bootmode Registers
BOOTCFG DSPBOOTADDR registers described following sections. reset, status various pins required proper boot stored within these registers.
3.3.1.1 BOOTCFG Register Description BOOTCFG register (located address 0x01C4 000A) contains status values BTSEL1, BTSEL0, DSP_BT, EM_WIDTH, AEAW[4:0] pins captured rising edge RESET. register format shown Figure field desc
Other recent searches
V23818-N15-Lxx - V23818-N15-Lxx V23818-N15-Lxx Datasheet
Lxxx - Lxxx Lxxx Datasheet
QRA-6X - QRA-6X QRA-6X Datasheet
PC0882AG21H - PC0882AG21H PC0882AG21H Datasheet
PC0882AG-21H - PC0882AG-21H PC0882AG-21H Datasheet
KA239 - KA239 KA239 Datasheet
KA339 - KA339 KA339 Datasheet
KA2901 - KA2901 KA2901 Datasheet
KA3302 - KA3302 KA3302 Datasheet
FLD5F10NP - FLD5F10NP FLD5F10NP Datasheet
BF-2585 - BF-2585 BF-2585 Datasheet
2N5232 - 2N5232 2N5232 Datasheet
2N5232A - 2N5232A 2N5232A Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
