Download

PDF Abstract Text:

TLC555-Q1 LinCMOS TIMER

SLFS078 ­ OCTOBER 2006

TLC555-Q1 LinCMOS TIMER
www.ti.com
SLFS078 - OCTOBER 2006
FEATURES
D PACKAGE (TOP VIEW)
GND TRIG OUT RESET
VDD DISCH THRES CONT
DESCRIPTION / ORDERING INFORMATION
The TLC555 is a monolithic timing circuit fabricated using the TI LinCMOS process. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Because of its high input impedance, this device uses smaller timing capacitors than those used by the NE555. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power supply voltage. Like the NE555, the TLC555 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and GND. All unused inputs should be tied to an appropriate logic level to prevent false triggering. While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC555 exhibits greatly reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling capacitors required by the NE555. The TLC555 is characterized for operation over the full automotive temperature range of -40°C to 125°C. ORDERING INFORMATION (1)
TA -40°C to 125°C (1) (2) VDD 5 V to 15 V SOIC - D PACKAGE (2) Reel of 2500 ORDERABLE PART NUMBER TLC555QDRQ1 TOP-SIDE MARKING TLC555Q
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com. Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com / sc / package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. LinCMOS is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
TLC555-Q1 LinCMOS TIMER
SLFS078 - OCTOBER 2006
www.ti.com
FUNCTION TABLE
For conditions shown as MIN or MAX, use the appropriate value specified under electrical characteristics.
FUNCTIONAL BLOCK DIAGRAM
CONT 5 RESET 4
RESET can override TRIG, which can override THRES.
Submit Documentation Feedback
www.ti.com
TLC555-Q1 LinCMOS TIMER
SLFS078 - OCTOBER 2006
EQUIVALENT SCHEMATIC
TRIG THRES RESET Transistors Resistors COMPONENT COUNT OUT 39 5 DISCH V DD GND
Submit Documentation Feedback
TLC555-Q1 LinCMOS TIMER
SLFS078 - OCTOBER 2006
www.ti.com
Absolute Maximum Ratings (1)
over operating free-air temperature range (unless otherwise noted)
MIN VDD VI IO Supply voltage (2) Input voltage range Sink current, discharge or output Source current, output Continuous total power dissipation TA Tstg Operating free-air temperature range Storage temperature range Lead temperature HBM (Human Body Model) ESD (1) (2) 1, 6 mm (1 / 16 ch) from case for 10 s Any input -0.3 MAX 18 VDD 150 15 See Dissipation Rating Table -40 -65 125 150 260 1000 °C °C °C V UNIT V V mA mA
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to network GND.
Dissipation Ratings
Recommended Operating Conditions
MIN VDD TA Supply voltage Operating free-air temperature 2 -40 MAX 15 125 UNIT V °C
Submit Documentation Feedback
www.ti.com
TLC555-Q1 LinCMOS TIMER
SLFS078 - OCTOBER 2006
Electrical Characteristics
VI(RESET) Reset voltage II(RESET) Reset current Control voltage (open circuit) as a percentage of supply voltage Discharge switch on-state voltage Discharge switch off-state current VOH High-level output voltage
Full range TA is -40°C to 125°C. These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.
Submit Documentation Feedback
TLC555-Q1 LinCMOS TIMER
SLFS078 - OCTOBER 2006
www.ti.com
Electrical Characteristics
VI(RESET) Reset voltage II(RESET) Reset current Control voltage (open circuit) as a percentage of supply voltage Discharge switch on-state voltage Discharge switch off-state current
Full range TA is -40°C to 125°C. These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.
Submit Documentation Feedback
www.ti.com
TLC555-Q1 LinCMOS TIMER
SLFS078 - OCTOBER 2006
Operating Characteristics
Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run. RA, RB, and CT are as defined in Figure 1.
Electrical Characteristics
VI(RESET) Reset voltage
These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.
Submit Documentation Feedback
TLC555-Q1 LinCMOS TIMER
SLFS078 - OCTOBER 2006
www.ti.com
TYPICAL CHARACTERISTICS
DISCHARGE SWITCH ON-STATE RESISTANCE vs FREE-AIR TEMPERATURE
TA - Free-Air Temperature - °C
Figure 1.
PROPAGATION DELAY TIMES TO DISCHARGE OUTPUT FROM TRIGGER AND THRESHOLD SHORTED TOGETHER vs SUPPLY VOLTAGE
100 tPLH (see Note A) 0 0 2 4 6 8 10 12 14 16 18 20 VDD - Supply Voltage - V
The effects of the load resistance on these values must be taken into account separately. Figure 2.
Submit Documentation Feedback
www.ti.com
TLC555-Q1 LinCMOS TIMER
SLFS078 - OCTOBER 2006
APPLICATION INFORMATION
0.1 µF RA 0.1 µF 4 7 RB 6 THRES 2 CT TRIG GND 1 GND tPLH VDD 8 VDD RL 3
tc(H) tPHL 2 / 3 VDD
tc(L)
5 CONT RESET
TLC555
DISCH
Output CL 1 / 3 VDD
CIRCUIT
TRIGGER AND THRESHOLD VOLTAGE WAVEFORM
Submit Documentation Feedback
TLC555-Q1 LinCMOS TIMER
SLFS078 - OCTOBER 2006
www.ti.com
APPLICATION INFORMATION (continued)
The following equations provide better agreement with measured values.
3 -exp
Submit Documentation Feedback
PACKAGE OPTION ADDENDUM
www.ti.com
16-May-2007
PACKAGING INFORMATION
Orderable Device TLC555QDRQ1
Status (1) ACTIVE
Package Type SOIC
Package Drawing D
Pins Package Eco Plan (2) Qty 8 2500 Green (RoHS & no Sb / Br)
Lead / Ball Finish CU NIPDAU
MSL Peak Temp (3) Level-1-260C-UNLIM
The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.
Addendum-Page 1
IMPORTANT NOTICE