| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
AKD4114-B AK4114 Evaluation Board Rev.0 GENERAL DESCRIPTION
Top Searches for this datasheet[AKD4114-B] AKD4114-B AK4114 Evaluation Board Rev.0 GENERAL DESCRIPTION AKD4114-B evaluation board AK4114, 192kHz digital audio transceiver. This board optical connector interface with other digital audio equipment. Ordering guide AKD4114-B -Evaluation board AK4114 cable connecting with printer port IBM-AT compatible control software packed with this. control software does operate Windows NT.) FUNCTION Digital interface -S/PDIF channel input (optical BNC) channel output (optical Serial audio data input/output (for deta output/DIT data input. 10-pin port) -B,C,U,V input/output port (10-pin port) -Serial control data input/output port (10-pin port) 3.3V Control AK4114 B,C,U,V Serial Data (For DIR) Figure AKD4114-B Block Diagram *Circuit diagram layout attached this manual. <KM076602> 2005/12 [AKD4114-B] Evaluation Board Manual Operating sequence power supply lines. (Red) [GND] (Black) Each supply line should distributed from power supply unit. evaluation mode jumper pins. (Refer following item.) Connect cables. (Refer following item.) Power AK4114 should reset once bringing PDN(SW2) upon power-up. Evaluation modes Evaluation (Default) S/PDIF (optical BNC) AK4114 Serial Data (10pin port) MCLK BICK LRCK SDTO S/PDIF Optical, connector AK4114 (DIR) PORT2 (10pin Header) MCLK BICK LRCK SDTO AKD4114-B generates MCLK, BICK, LRCK SDATA from received data through optical connector(PORT1: TORX176) connector. AKD4114-B connected with AKM's evaluation board 10-line cable. Set-up Bi-phase Input RX1-7 should select same time. a-1. Connector Optical (PORT1) (J2) JP2(RXP0) JP3(RXN0) Table Set-up a-2. RX1, inputted from (J2) connector only. Only RX1, used parallel mode. jumper which selects channel should Short. Input Short Short Short Table Set-up RX1, JP10 <KM076602> 2005/12 [AKD4114-B] a-3. Set-up AK4114 input path sets parallel mode. Please IPS2-0 bits serial mode. IPS1 IPS0 (SW1_5) (SW1_1) INPUT Data IPS2 IPS1 IPS0 parallel mode, IPS2 fixed "0") Table Recovery Data Select Default Set-up clock input output signal level outputted/inputted from PORT2 3.3V. MCLK SDTO LRCK BICK PORT2 Figure PORT2 layout b-1. MCKO1/MCKO2 output MCKO1 MCKO2 selected JP12. output frequency MCKO1/MCKO2 selected OCKS 1-0. Output JP12 signal Default MCKO1 MCKO1 MCKO2 MCKO2 Table Set-up MCKO1/MCKO2 OCKS1 (SW3_2) OCKS1 OCKS0 (SW3_3) OCKS0 (X'tal) MCKO1 MCKO2 (max) Default 256fs 256fs 256fs 256fs 256fs 128fs 512fs 512fs 256fs 128fs 128fs 64fs Table Master Clock Frequency Select <KM076602> 2005/12 [AKD4114-B] b-2. Set-up input/output BICK LRCK Please select (DIR_I/O) according setup audio format AK4114 (Refer Table Audio format SW3_7 (DIR_I/O) Slave mode Master mode Table Set-up DIR_I/O Set-up Audio format sets 1_2, SW1_4 parallel mode. Please DIF2-0 serial mode. DIF2 (SW1_4) DIF2 DIF1 (SW1_3) DIF1 DIF0 (SW1_2) DIF0 LRCK 24bit, Left 16bit, Right justified justified 24bit, Left 18bit, Right justified justified 24bit, Left 20bit, Right justified justified 24bit, Left 24bit, Right justified justified 24bit, Left 24bit, Left justified justified 24bit, 24bit, 24bit, Left 24bit, Left justified justified 24bit, 24bit, Table Audio format 64fs 64fs 64fs 64fs 64fs 64fs 64-128fs 64-128fs BICK Default Default Mode DAUX SDTO Set-up operation mode selected CM0. parallel mode, selected SW3_1 JP18. serial mode, selected CM1-0 bits. (SW3_1) (JP18) (CM0) (CDTO/CM0=H) (CM0) ON(Note) Clock source PLL(RX) X'tal PLL(RX) X'tal SDTO source DAUX DAUX Default (UNLOCK) X'tal (CDTO/CM0=H) X'tal DAUX Oscillation (Power-up), OFF: STOP (Power-Down) Note: When X'tal used clock comparison detection (XTL0, "1,1"), X'tal OFF. Table Clock Operation Mode Select <KM076602> 2005/12 [AKD4114-B] Evaluation Serial Data in(10pin port) AK4114 S/PDIF out(optical BNC) MCLK BICK LRCK DAUX PORT2 (10pin Header) MCLK BICK LRCK DAUX AK4114 (DIT) Optical, connector S/PDIF AKD4114-B MCLK, BICK, LRCK DAUX input 10pin header (PORT2: DIR). AKD4114-B connected with AKM's evaluation board 10-line cable. Set-up Bi-phase output signal should select optical connector connector same time. a-1. data outputted from selected OPS12-10 bit. Connector JP19 (TX1) Optical (PORT4) (J4) Table Set-up JP14 (TX1) a-2. TX0, only loop back mode corresponds. This mode fixed parallel mode. serial mode, selected OPS02-00 bits. Connector Optical (PORT4) (J4) JP13 (TX0) JP19 (TXP1) Open Open Table Set-up JP14 (TXN1) Set-up clock input output used signals MCKO1, MCKO2, LRCK, BICK, ELRCK DAUX. signal level outputted inputted from PORT2 PORT5 3.3V. Clock PORT MCLK PORT2 BICK PORT2 LRCK PORT2 DAUX PORT2 Table Clock input/output b-1. MCKO1/MCKO2 output MCKO1 MCKO2 selected JP12. output frequency MCKO1/MCKO2 sets OCKS 1-0. Output JP12 JP15 JP11 signal MCKO1 MCKO1 MCKO MCKO1 MCKO2 MCKO2 MCKO MCKO2 Table Selection MCKO1/MCKO2 Default <KM076602> 2005/12 [AKD4114-B] OCKS1 (SW3_2) OCKS1 OCKS0 (SW3_3) OCKS0 (X'tal) MCKO1 MCKO2 (max) Default 256fs 256fs 256fs 256fs 256fs 128fs 512fs 512fs 256fs 128fs 128fs 64fs Table Master Clock Frequency Select b-2. Set-up input/output BICK LRCK Please (DIT_I/O) according setup audio format AK4114 (Refer Table 20). JP16 should fixed "DC" side. Audio format SW3_8 (DIT_I/O) Slave mode Master mode Table Set-up DIT_I/O Default Set-up audio data format Please refer Table Set-up (SW3_1) (JP18) SDTO source DAUX DAUX Default (UNLOCK) X'tal ON(Note) Clock source PLL(RX) X'tal PLL(RX) X'tal X'tal DAUX Oscillation (Power-up), OFF: STOP (Power-Down) Note: When X'tal used clock comparison detection (XTL0, "1,1"), X'tal OFF. Table Clock Operation Mode Select <KM076602> 2005/12 [AKD4114-B] Inputs output B(block start), C(channel status), U(user data) V(validity) inputted/outputted 10pin header (PORT3: BCUV). arrangement PORT3 become like Figure VOUT PORT3 BCUV Figure PORT3 layout Serial control AK4114 controlled printer port (parallel port) IBM-AT compatible Connect PORT6 (uP-I/F) with 10-line flat cable packed with AKD4114-B. Take care direction connector. There mark pin#1. layout PORT6 Figure Mode SW1_6 JP18 CDTO/CM0="H" wire Serial CM0="L"(Note) Note: mode, chip address fixed "01". Table Set-up Parallel mode Serial mode PORT6 Figure PORT6 layout This evaluation board encloses control software. software operation procedure included evaluation board manual. <KM076602> CDTO CCLK CDTI 2005/12 [AKD4114-B] Toggle switch set-up Reset switch AK4114. during normal operation. Bring once after power supplied. indication INT0 INT1 Bright when INT0 goes "H". Bright when INT1 goes "H". switch (SW1) set-up: -off- means Switch Name Function IPS0 Set-up IPS0 pin. parallel mode) DIF0 Set-up DIF0 pin. parallel mode) DIF1 Set-up DIF1 pin. parallel mode) DIF2 Set-up DIF2 pin. parallel mode) Set-up IPS1 pin. parallel mode) IPS1/IIC Set-up pin. serial mode) "L": wire Serial, "H": Set-up P/SN pin. "L": Serial mode, "H": Parallel mode P/SN TEST Don't care ACKS Don't care switch (SW3) set-up: -off- means Switch Name Function Set-up pin. parallel mode) OCKS1 Set-up OCKS1 pin. parallel mode) OCKS0 Set-up OCKS0 pin. parallel mode) PSEL Don't care XTL0 Table XTL1 Set-up transmission direction 74AC245 DIR_I/O "L": When inputting from PORT2, "H": When outputting from PORT2 DIT_I/O Don't care Default Default Set-up XTL1 XTL0 SW3_6 SW3_5 X'tal Frequency XTL1 XTL0 X'tal 11.2896MHz 12.288MHz 24.576MHz (Use channel status) Table Set-up XTL1 XTL0 Default <KM076602> 2005/12 [AKD4114-B] Jumper Jumper Name D3V/VD 4,5,6 7,8,9,10 RXP0 RX1-3 RX4-7 MCLK MCLK 11,12 MCLK SDA/CDTO TXP1 Function Set-up Power supply source 74AC245. (default) Set-up RXP0 input circuit. Optical (default) Set-up RX1-3 input circuit. RX4-7 set-up depending serial/parallel mode RX4-7 Serial mode (default) DIF2-0,IPS0 Parallel mode MCKO set-up PORT5(DIT) PORT2(DIR) MCKO1 MCKO1 AK4114 (default) MCKO2 MCKO2 AK4114 Set-up output circuit. Optical (default) MCLK input output selection PORT5(DIT). MCKO MCKO (default) EMCK EMCK Set-up SDA/CDTO pin. wire Serial CDTO/CM0="H". (default) Set-up TXP1 input circuit. Optical (default) <KM076602> 2005/12 [AKD4114-B] Control Software Manual Set-up evaluation board control software AKD4114-B according previous term. Connect IBM-AT compatible with AKD4114-B 10-line type flat cable (packed with AKD4114-B). Take care direction 10pin header. (Please install driver CD-ROM when this control software used Windows 2000/XP. Please refer "Installation Manual Control Software Driver device control software". case Windows95/98/ME, this installation needed. This control software does operate Windows NT.) Insert CD-ROM labeled "AKD4114-B Evaluation Kit" into CD-ROM drive. Access CD-ROM drive double-click icon "akd4114-b0.exe" control program. Then please evaluate according follows. Operation flow Keep following flow. control program according explanation above. Click "Write default" button. Then dialog input data. Explanation each buttons [Port Setup] [Write default] [All Write] [Read All] [Function1] [F3] [SAVE] [OPEN] [Write] [Read] printer port. Initialize register AK4114. Write registers that currently displayed. registers AK4114 read. Dialog write data keyboard operation. Dialog sequential writing. Save current register setting. Write saved values register. Dialog write data mouse operation. data corresponding each register read. <KM076602> 2005/12 [AKD4114-B] Explanation each dialog [Function1 Dialog] Dialog write data keyboard operation Address Box: Data Box: Input register address figures hexadecimal. Input register data figures hexadecimal. want write input data AK4114, click "OK" button. not, click "Cancel" button. [Write Dialog] Dialog write data mouse operation There dialogs corresponding each register. Click "Write" button corresponding each register dialog. check check box, data becomes "1". not, "0". want write input data AK4114, click "OK" button. not, click "Cancel" button. Indication data Input data indicated register map. letter indicates blue indicates "0". Blank part that defined datasheet. Attention operation Function1 dialog, input data boxes. Attention dialog indicated input data address that specified datasheet click "OK" button before input data. that case dialog input data once more again. These operations does need click "Cancel" button check check box. <KM076602> 2005/12 [AKD4114-B] Revision History Date (YY/MM/DD) 04/11/22 05/06/21 05/12/22 Manual Revision KM076600 KN076601 KM076602 Board Revision Reason First edition Modification Modification Circuit diagram changed Block diagram DIR/DIT Evaluation added. Contents IMPORTANT NOTICE These products their specifications subject change without notice. Before considering application, consult Asahi Kasei Microsystems Co., Ltd. (AKM) sales office authorized distributor concerning their current status. assumes liability infringement patent, intellectual property, other right application information contained herein. export these products, devices systems containing them, require export license other official approval under regulations country export pertaining customs tariffs, currency exchange, strategic materials. products neither intended authorized critical components safety, life support, other hazard related device system, assumes responsibility relating such use, except with express written consent Representative Director AKM. used here: hazard related device system designed intended life support maintenance safety applications medicine, aerospace, nuclear energy, other fields, which failure function perform reasonably expected result loss life significant injury damage person property. critical component whose failure function perform reasonably expected result, whether directly indirectly, loss safety effectiveness device system containing which must therefore meet very high standards performance reliability. responsibility buyer distributor product distributes, disposes otherwise places product with third party notify that party advance above content conditions, buyer distributor agrees assume responsibility liability hold harmless from claims arising from said product absence such notification. <KM076602> 2005/12 P/SN IPS0/RX4 AVDD P/SN 0.1u DIF0/RX5 0.47u TEST1 VCOM AVDD AVSS AVSS AVSS INT1 DIF1/RX6 IPS0/RX4 AVSS DIF2/RX7 DIF0/RX5 TEST2 DIF1/RX6 DAUX DAUX AVSS AK4114 DIF2/RX7 IPS1/IIC MCKO1 MCKO1 S1/IIC MCKO2 MCKO2 P/SN P/SN XTL0 XTL0 XTL1 XTL1 BICK MCKO1 DVDD COUT UOUT BOUT VOUT TVDD DVSS LRCK SDTO SDTO LRCK LRCK 0.1u BOUT COUT UOUT VOUT OVDD XTL1 XTL1 INT0 XTL0 XTL0 OCKS0/CSN/CAD0 OCKS1/CCLK/SCL S1/IIC IPS1/IIC CM1/CDTI/SDA CM0/CDTO/CAD1 OCKS0/CSN/CAD OCKS1/CCLK/SCL 11.2896MHz DAUX DAUX CM1/CDTI/SDA MCKO2 MCKO2 CM0/CDTO/CAD1 BICK INT1 SDTO SDTO INT0 0.1u LRCK MCKO1 Title Size ate: AKD4114 Document Number Monday, November 2004 Sheet PORT1 D3V/VD AVDD P/SN/ANS ACKS AVDD TORX176 0.1u 0.1u 0.1u0.1u0.1u 0.1u 0.1u P/SN/ANS LP2950A AVDD ACKS TVDD/VDD RXN0 short RXP0 short TA48M33F DVDD 0.1u AVDD AVDD short OVDD short short IPS0 DIF0 DIF1 DIF2/XSEL IPS1/IIC P/SN/ANS TEST ACKS IPS0 AVDD AVDD IPS0/RX4 DIF0 IPS1/IIC P/SN/ANS TEST ACKS DIF0/RX5 DIF1 JP10 DIF2/XSEL TEST TEST DIF1/RX6 DIF2/XSEL/RX7 74LVC157 1S1588 74HC14 74HC14 JP11 MCKO1 MCKO MCKO2 DVDD DVDD DAUX2 DAUX EMCK1 EMCK2 DAUX2 0.1u MCKO1 MCKO2 DIT_MCLK DIR_MCLK JP12 MCKO1 MCKO2 DVDD OVDD PORT2 MCLK BICK LRCK SDTO DAUX 74AC245 DIR_I/O BICK SDTO LRCK 100k 100k 100k Title Size Date: AKD4114-B Document Number MAIN Friday, November 2004 Sheet PORT3 JP19 TXP1 VOUT BCUV JP13 TVDD/VDD VOUT TVDD PORT4 TOTX176 TXP1 0.1u TXN1 DA02-F OVDD OVDD EBICK 74HC14 INT0 74HC14 EMCK2 EMCK ELRCK INT0 INT1 INT1 CM0/CDTO/CAD1 74LS07 74LVC157 JP18 DVDD DVDD PORT6 SCL/CCLK SDA/CDTI SDA(ACK)/CDTO CM1/CDTI/SDA OCKS1/CCLK/SCL OCKS0/CSN/CAD0 P/SN/ANS uP-I/F CM1/FS1 OCKS1/FS2 OCKS0/FS0 PSEL XTL0/CKS1 XTL1/TRANS DIR_I/O DIT_I/O CDTO/CM0=H CM0=L SDA/CDTO IPS1/IIC IPS1/IIC PSEL D3V/VD XTL0 XTL1 DIR_I/O DIT_I/O Title Size Date: AKD4114-B Document Number MAIN Tuesday, June 2005 Sheet AKD4115-A AKD4115-A L1_SILK Other recent searchesSiB413DK - SiB413DK SiB413DK Datasheet RD70HVF1 - RD70HVF1 RD70HVF1 Datasheet RBP-280+ - RBP-280+ RBP-280+ Datasheet PS121 - PS121 PS121 Datasheet AOL1446 - AOL1446 AOL1446 Datasheet ADV7604 - ADV7604 ADV7604 Datasheet IEC90658-compatible - IEC90658-compatible IEC90658-compatible Datasheet
Privacy Policy | Disclaimer |