Single-chip 16-bit/32-bit microcontrollers; flash with ISP/IAP, Ethern
|
|
|
Top Searches for this datasheet
LPC2378
Single-chip 16-bit/32-bit microcontrollers; flash with ISP/IAP, Ethernet, 2.0, CAN, 10-bit ADC/DAC
Rev. December 2006 Preliminary data sheet
LPC2378 microcontroller based 16-bit/32-bit ARM7TDMI-S with real-time emulation that combines microcontroller with embedded high-speed flash memory. 128-bit wide memory interface unique accelerator architecture enable 32-bit code execution maximum clock rate. critical performance interrupt service routines algorithms, this increases performance over Thumb mode. critical code size applications, alternative 16-bit Thumb mode reduces code more than with minimal performance penalty. LPC2378 ideal multi-purpose serial communication applications. incorporates 10/100 Ethernet Media Access Controller (MAC), full speed device with endpoint RAM, four UARTs, channels, interface, Synchronous Serial Ports (SSP), three interfaces, interface, External Memory Controller (EMC). This blend serial communications interfaces combined with on-chip internal oscillator, SRAM SRAM Ethernet, SRAM general purpose use, together with battery powered SRAM make this device very well suited communication gateways protocol converters. Various 32-bit timers, improved 10-bit ADC, 10-bit DAC, unit, control unit, fast GPIO lines with edge four level sensitive external interrupt pins make these microcontrollers particularly suitable industrial control medical systems.
Features
ARM7TDMI-S processor, running MHz. on-chip flash program memory with In-System Programming (ISP) In-Application Programming (IAP) capabilities. Flash program memory local high performance access. SRAM local high performance access. SRAM Ethernet interface. also used general purpose SRAM. SRAM general purpose also accessible USB. Dual Advanced High-performance (AHB) system that provides simultaneous Ethernet DMA, DMA, program execution from on-chip flash with contention between those functions. bridge allows Ethernet access other subsystem. provides support static devices such flash SRAM well off-chip memory mapped peripherals. Advanced Vectored Interrupt Controller (VIC), supporting vectored interrupts. General Purpose controller (GPDMA) that used with serial interfaces, port, Secure Digital/MultiMediaCard (SD/MMC) card port, well memory-to-memory transfers.
Semiconductors
LPC2378
Fast communication chip
Serial Interfaces: Ethernet with associated controller. These functions reside independent bus. full-speed device with on-chip associated controller. Four UARTs with fractional baud rate generation, with modem control I/O, with IrDA support, with FIFO. controller with channels. controller. controllers, with FIFO multi-protocol capabilities. alternate port, sharing interrupt pins. These used with GPDMA controller. Three I2C-bus interfaces (one with open-drain with standard port pins). (Inter-IC Sound) interface digital audio input output. used with GPDMA. Other peripherals: SD/MMC memory card interface. General purpose pins with configurable pull-up/down resistors. 10-bit with input multiplexing among pins. 10-bit DAC. Four general purpose timers/counters with capture inputs compare outputs. Each timer block external count input. PWM/timer block with support three-phase motor control. external count inputs. Real-Time Clock (RTC) with separate power pin, clock source oscillator clock. SRAM powered from power pin, allowing data stored when rest chip powered off. WatchDog Timer (WDT). clocked from internal oscillator, oscillator, clock. Standard test/debug interface compatibility with existing tools. Emulation trace module supports real-time trace. Single power supply (3.0 Four reduced power modes: idle, sleep, power down, deep power down. Four external interrupt inputs configurable edge/level sensitive. pins PORT0 PORT2 used edge sensitive interrupt sources. Processor wake-up from Power-down mode interrupt able operate during Power-down mode (includes external interrupts, interrupt, activity, Ethernet wake-up interrupt). independent power domains allow fine tuning power consumption based needed features. Each peripheral clock divider further power saving. Brownout detect with separate thresholds interrupt forced reset. On-chip power-on reset. On-chip crystal oscillator with operating range MHz. internal oscillator trimmed accuracy that optionally used system clock. When used clock, does allow run.
LPC2378_1 B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
On-chip allows operation maximum rate without need high frequency crystal. from main oscillator, internal oscillator, oscillator. Boundary scan simplified board testing. Versatile function selections allow more possibilities using on-chip peripheral functions.
Applications
Industrial control Medical systems Protocol converter Communications
Ordering information
Table Ordering information Package Name LPC2378FBD144 LQFP144 Description plastic profile quad flat package; leads; body Version SOT486-1 Type number
Ordering options
Table Ordering options Flash (kB) Local SRAM (kB) Ethernet buffer External Ether device FIFO channels channels channels Temp range Type number
GP/USB
LPC2378FBD144
MiniBus: data, address, chip select lines
Total
RMII
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Block diagram
XTAL1 VDD(3V3) XTAL2 VDDA VDD(1V8) RESET
trace signals
TRST EXTIN0 DBGEN
TEST/DEBUG INTERFACE
EMULATION TRACE MODULE
LPC2378
SRAM
FLASH
system clock
SYSTEM FUNCTIONS INTERNAL OSCILLATOR
VREF VSSA, VDD(DCDC)(3V3)
HIGH-SPEED GPI/O PINS TOTAL
INTERNAL CONTROLLERS SRAM FLASH
ARM7TDMI-S
VECTORED INTERRUPT CONTROLLER BRIDGE
EXTERNAL MEMORY CONTROLLER
D[7:0] A[15:0] CS0,
AHB2
BRIDGE
AHB1
RMII(8)
ETHERNET WITH
SRAM
MASTER SLAVE PORT BRIDGE PORT BRIDGE
SRAM
WITH
VBUS USB_D+/USB_D2 USB_CONNECT USB_UP_LED
CONTROLLER I2SRX_CLK I2STX_CLK I2SRX_WS I2STX_WS I2SRX_SDA I2STX_SDA SCK, SCK0 MOSI, MOSI0 MISO, MISO0 SSEL, SSEL1 SCK1 MOSI1 MIS01 SSEL1 MCICLK, MCIPWR MCICMD, MCIDAT[3:0] TXD0, TXD2, TXD3 RXD0, RXD2, RXD3 TXD1 RXD1 DTR1, RTS1 DSR1, CTS1, DCD1, CAN1, CAN2 RD1, TD1, SCL0, SCL1, SCL2 SDA0, SDA1, SDA2
EINT3 EINT0 CAP0/CAP1/ CAP2/CAP3 MAT2, MAT0/MAT1/ MAT3 PWM1 PCAP1
EXTERNAL INTERRUPTS CAPTURE/COMPARE TIMER0/TIMER1/ TIMER2/TIMER3 INTERFACE
PWM1
SPI, SSP0 INTERFACE
LEGACY GPI/O PINS TOTAL
SSP1 INTERFACE
CONVERTER
SD/MMC CARD INTERFACE
AOUT VBAT power domain RTCX1 RTCX2 ALARM
CONVERTER UART0, UART2, UART3 BATTERY
OSCILLATOR
REALTIME CLOCK
UART1
WATCHDOG TIMER SYSTEM CONTROL I2C0, I2C1, I2C2
002aac574
LPC2378 block diagram
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Pinning information
Pinning
002aac584
LPC2378FBD144
LPC2378 pinning
description
Table Symbol P0[0] P0[31] description Type Description Port Port port with individual direction controls each bit. operation port pins depends upon function selected Connect block. P0[0] General purpose digital input/output pin. CAN1 receiver input. TXD3 Transmitter output UART3. SDA1 I2C1 data input/output (this open drain pin). P0[1] General purpose digital input/output pin. CAN1 transmitter output. RXD3 Receiver input UART3. SCL1 I2C1 clock input/output (this open drain pin). P0[2] General purpose digital input/output pin. TXD0 Transmitter output UART0. P0[3] General purpose digital input/output pin. RXD0 Receiver input UART0. P0[4] General purpose digital input/output pin. I2SRX_CLK Receive Clock. driven master received slave. Corresponds signal I2S-bus specification. CAN2 receiver input. CAP2[0] Capture input Timer channel
P0[0]/RD1/TXD/ SDA1
66[1]
P0[1]/TD1/RXD3/ SCL1
67[1]
P0[2]/TXD0 P0[3]/RXD0 P0[4]/ I2SRX_CLK/ RD2/CAP2[0]
141[1] 142[1] 116[1]
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table Symbol
description .continued 115[1] Type Description P0[5] General purpose digital input/output pin. I2SRX_WS Receive Word Select. driven master received slave. Corresponds signal I2S-bus specification. CAN2 transmitter output. CAP2[1] Capture input Timer channel P0[6] General purpose digital input/output pin. I2SRX_SDA Receive data. driven transmitter read receiver. Corresponds signal I2S-bus specification. SSEL1 Slave Select SSP1. MAT2[0] Match output Timer channel P0[7] General purpose digital input/output pin. I2STX_CLK Transmit Clock. driven master received slave. Corresponds signal I2S-bus specification. SCK1 Serial Clock SSP1. MAT2[1] Match output Timer channel P0[8] General purpose digital input/output pin. I2STX_WS Transmit Word Select. driven master received slave. Corresponds signal I2S-bus specification. MISO1 Master Slave SSP1. MAT2[2] Match output Timer channel P0[9] General purpose digital input/output pin. I2STX_SDA Transmit data. driven transmitter read receiver. Corresponds signal I2S-bus specification. MOSI1 Master Slave SSP1. MAT2[3] Match output Timer channel P0[10] General purpose digital input/output pin. TXD2 Transmitter output UART2. SDA2 I2C2 data input/output (this open drain pin). MAT3[0] Match output Timer channel P0[11] General purpose digital input/output pin. RXD2 Receiver input UART2. SCL2 I2C2 clock input/output (this open drain pin). MAT3[1] Match output Timer channel P0[12] General purpose digital input/output pin. MISO1 Master Slave SSP1. AD0[6] converter input P0[13] General purpose digital input/output pin. USB_UP_LED2 USB2 Good Link indicator. when device configured (non-control endpoints enabled). HIGH when device configured during global suspend. MOSI1 Master Slave SSP1. AD0[7] converter input
P0[5]/ I2SRX_WS/ TD2/CAP2[1]
P0[6]/ I2SRX_SDA/ SSEL1/MAT2[0]
113[1]
P0[7]/ I2STX_CLK/ SCK1/MAT2[1]
112[1]
P0[8]/ I2STX_WS/ MISO1/MAT2[2]
111[1]
P0[9]/ I2STX_SDA/ MOSI1/MAT2[3]
109[1]
P0[10]/TXD2/ SDA2/MAT3
69[1]
P0[11]/RXD2/ SCL2/MAT3[1]
70[1]
P0[12]/MISO1/ AD0[6]
29[2]
P0[13]/ USB_UP_LED2/ MOSI1/AD0[7]
32[2]
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table Symbol
description .continued Type Description P0[14] General purpose digital input/output pin. USB_CONNECT2 USB2 Soft Connect control. Signal used switch external resistor under software control. Used with SoftConnect feature. SSEL1 Slave Select SSP1. P0[15] General purpose digital input/output pin. TXD1 Transmitter output UART1. SCK0 Serial clock SSP0. Serial clock SPI. [16] General purpose digital input/output pin. RXD1 Receiver input UART1. SSEL0 Slave Select SSP0. SSEL Slave Select SPI. P0[17] General purpose digital input/output pin. CTS1 Clear Send input UART1. MISO0 Master Slave SSP0. MISO Master Slave SPI. P0[18] General purpose digital input/output pin. DCD1 Data Carrier Detect input UART1. MOSI0 Master Slave SSP0. MOSI Master Slave SPI. P0[19] General purpose digital input/output pin. DSR1 Data Ready input UART1. MCICLK Clock output line SD/MMC interface. SDA1 I2C1 data input/output (this open drain pin). P0[20] General purpose digital input/output pin. DTR1 Data Terminal Ready output UART1. MCICMD Command line SD/MMC interface. SCL1 I2C1 clock input/output (this open drain pin). P0[21] General purpose digital input/output pin. Ring Indicator input UART1. MCIPWR Power Supply Enable external SD/MMC power supply. CAN1 receiver input. P0[22] General purpose digital input/output pin. RTS1 Request Send output UART1. MCIDAT0 Data line SD/MMC interface. CAN1 transmitter output. P0[23] General purpose digital input/output pin. AD0[0] converter input I2SRX_CLK Receive Clock. driven master received slave. Corresponds signal I2S-bus specification. CAP3[0] Capture input Timer channel
B.V. 2006. rights reserved.
P0[14]/ 48[1] USB_CONNECT2/ SSEL1
P0[15]/TXD1/ SCK0/SCK
89[1]
P0[16]/RXD1/ SSEL0/SSEL
90[1]
P0[17]/CTS1/ MISO0/MISO
87[1]
P0[18]/DCD1/ MOSI0/MOSI
86[1]
P0[19]/DSR1/ MCICLK/SDA1
85[1]
P0[20]/DTR1/ MCICMD/SCL1
83[1]
P0[21]/RI1/ MCIPWR/RD1
82[1]
P0[22]/RTS1/ MCIDAT0/TD1
80[1]
P0[23]/AD0[0]/ I2SRX_CLK/ CAP3[0]
13[2]
LPC2378_1
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table Symbol
description .continued 11[3] Type Description P0[24] General purpose digital input/output pin. AD0[1] converter input I2SRX_WS Receive Word Select. driven master received slave. Corresponds signal I2S-bus specification. CAP3[1] Capture input Timer channel P0[25] General purpose digital input/output pin. AD0[2] converter input I2SRX_SDA Receive data. driven transmitter read receiver. Corresponds signal I2S-bus specification. TXD3 Transmitter output UART3. P0[26] General purpose digital input/output pin. AD0[3] ]A/D converter input AOUT converter output. RXD3 Receiver input UART3. P0[27] General purpose digital input/output pin. SDA0 I2C0 data input/output. Open drain output (for I2C-bus compliance). P0[28] General purpose digital input/output pin. SCL0 I2C0 clock input/output. Open drain output (for I2C-bus compliance). P0[29] General purpose digital input/output pin. USB_D+1 USB1 port bidirectional line. P0[30] General purpose digital input/output pin. USB_D-1 USB1 port bidirectional line. P0[31] General purpose digital input/output pin. USB_D+2 USB2 port bidirectional line. Port Port port with individual direction controls each bit. operation port pins depends upon function selected Connect block. Pins this port available. P1[0] General purpose digital input/output pin. ENET_TXD0 Ethernet transmit data P1[1] General purpose digital input/output pin. ENET_TXD1 Ethernet transmit data P1[4] General purpose digital input/output pin. ENET_TX_EN Ethernet transmit data enable. P1[8] General purpose digital input/output pin. ENET_CRS Ethernet carrier sense. P1[9] General purpose digital input/output pin. ENET_RXD0 Ethernet receive data. P1[10] General purpose digital input/output pin. ENET_RXD1 Ethernet receive data. P1[14] General purpose digital input/output pin. ENET_RX_ER Ethernet receive error.
P0[24]/AD0[1]/ I2SRX_WS/ CAP3[1]
P0[25]/AD0[2]/ I2SRX_SDA/ TXD3
10[2]
P0[26]/AD0[3]/ AOUT/RXD3
8[2]
P0[27]/SDA0 P0[28]/SCL0 P0[29]/USB_D+1 P0[30]/USB_D-1 P0[31]/USB_D+2 P1[0] P1[31]
35[4] 34[4] 42[5] 43[5] 36[5]
P1[0]/ ENET_TXD0 P1[1]/ ENET_TXD1 P1[4]/ ENET_TX_EN P1[8]/ ENET_CRS P1[9]/ ENET_RXD0 P1[10]/ ENET_RXD1 P1[14]/ ENET_RX_ER
136[1] 135[1] 133[1] 132[1] 131[1] 129[1] 128[1]
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table Symbol
description .continued 126[1] 125[1] 123[1] 46[1] Type Description P1[15] General purpose digital input/output pin. ENET_REF_CLK/ENET_RX_CLK Ethernet receiver clock. P1[16] General purpose digital input/output pin. ENET_MDC Ethernet MIIM clock. P1[17] General purpose digital input/output pin. ENET_MDIO Ethernet data input output. P1[18] General purpose digital input/output pin. USB_UP_LED1 USB1 port Good Link indicator. when device configured (non-control endpoints enabled). HIGH when device configured during global suspend. PWM1[1] Pulse Width Modulator channel output. CAP1[0] Capture input Timer channel P1[19] General purpose digital input/output pin. CAP1[1] Capture input Timer channel P1[20] General purpose digital input/output pin. PWM1[2] Pulse Width Modulator channel output. SCK0 Serial clock SSP0. P1[21] General purpose digital input/output pin. PWM1[3] Pulse Width Modulator channel output. SSEL0 Slave Select SSP0. P1[22] General purpose digital input/output pin. MAT1[0] Match output Timer channel P1[23] General purpose digital input/output pin. PWM1[4] Pulse Width Modulator channel output. MISO0 Master Slave SSP0. P1[24] General purpose digital input/output pin. PWM1[5] Pulse Width Modulator channel output. MOSI0 Master Slave SSP0. P1[25] General purpose digital input/output pin. MAT1[1] Match output Timer channel P1[26] General purpose digital input/output pin. PWM1[6] Pulse Width Modulator channel output. CAP0[0] Capture input Timer channel P1[27] General purpose digital input/output pin. CAP0[1] Capture input Timer channel P1[28] General purpose digital input/output pin. PCAP1[0] Capture input PWM1, channel MAT0[0] Match output Timer channel P1[29] General purpose digital input/output pin. PCAP1[1] Capture input PWM1, channel MAT0[1] Match output Timer channel
B.V. 2006. rights reserved.
P1[15]/ ENET_REF_CLK P1[16]/ ENET_MDC P1[17]/ ENET_MDIO P1[18]/ USB_UP_LED1/ PWM1[1]/ CAP1[0]
P1[19]/CAP1[1] P1[20]/PWM1[2]/ SCK0 47[1] 49[1] P1[21]/PWM1[3]/ SSEL0 50[1] P1[22]/MAT1[0] P1[23]/PWM1[4]/ MISO0 51[1] 53[1] P1[24]/PWM1[5]/ MOSI0 54[1] P1[25]/MAT1[1] P1[26]/PWM1[6]/ CAP0[0] 56[1] 57[1] P1[27]/CAP0[1] P1[28]/ PCAP1[0]/ MAT0[0] P1[29]/ PCAP1[1]/ MAT0[1] 61[1] 63[1] 64[1]
LPC2378_1
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table Symbol
description .continued 30[2] Type Description P1[30] General purpose digital input/output pin. VBUS Indicates presence power. Note: This signal must HIGH reset occur. AD0[4] converter input P1[31] General purpose digital input/output pin. SCK1 Serial Clock SSP1. AD0[5] converter input Port Port port with individual direction controls each bit. operation port pins depends upon function selected Connect block. Pins through this port available. P2[0] General purpose digital input/output pin. PWM1[1] Pulse Width Modulator channel output. TXD1 Transmitter output UART1. TRACECLK Trace Clock. P2[1] General purpose digital input/output pin. PWM1[2] Pulse Width Modulator channel output. RXD1 Receiver input UART1. PIPESTAT0 Pipeline Status, P2[2] General purpose digital input/output pin. PWM1[3] Pulse Width Modulator channel output. CTS1 Clear Send input UART1. PIPESTAT1 Pipeline Status, P2[3] General purpose digital input/output pin. PWM1[4] Pulse Width Modulator channel output. DCD1 Data Carrier Detect input UART1. PIPESTAT2 Pipeline Status, P2[4] General purpose digital input/output pin. PWM1[5] Pulse Width Modulator channel output. DSR1 Data Ready input UART1. TRACESYNC Trace Synchronization. P2[5] General purpose digital input/output pin. PWM1[6] Pulse Width Modulator channel output. DTR1 Data Terminal Ready output UART1. TRACEPKT0 Trace Packet, P2[6] General purpose digital input/output pin. PCAP1[0] Capture input PWM1, channel Ring Indicator input UART1. TRACEPKT1 Trace Packet,
P1[30]/ VBUS/AD0[4]
P1[31]/SCK1/ AD0[5]
28[2]
P2[0] P2[31]
P2[0]/PWM1[1]/ TXD1/ TRACECLK
107[1]
P2[1]/PWM1[2]/ RXD1/ PIPESTAT0
106[1]
P2[2]/PWM1[3]/ CTS1/ PIPESTAT1
105[1]
P2[3]/PWM1[4]/ DCD1/ PIPESTAT2
100[1]
P2[4]/PWM1[5]/ DSR1/ TRACESYNC
99[1]
P2[5]/PWM1[6]/ DTR1/ TRACEPKT0
97[1]
P2[6]/PCAP1[0]/ RI1/ TRACEPKT1
96[1]
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table Symbol
description .continued 95[1] Type 93[1] Description P2[7] General purpose digital input/output pin. CAN2 receiver input. RTS1 Request Send output UART1. TRACEPKT2 Trace Packet, P2[8] General purpose digital input/output pin. CAN2 transmitter output. TXD2 Transmitter output UART2. TRACEPKT3 Trace Packet, P2[9] General purpose digital input/output pin. USB_CONNECT1 USB1 Soft Connect control. Signal used switch external resistor under software control. Used with SoftConnect feature. RXD2 Receiver input UART2. EXTIN0 External Trigger Input. P2[10] General purpose digital input/output pin. Note: this while RESET forces on-chip boot-loader take over control part after reset. EINT0 External interrupt input. P2[11] General purpose digital input/output pin. EINT1 External interrupt input. MCIDAT1 Data line SD/MMC interface. I2STX_CLK Transmit Clock. driven master received slave. Corresponds signal I2S-bus specification. P2[12] General purpose digital input/output pin. EINT2 External interrupt input. MCIDAT2 Data line SD/MMC interface. I2STX_WS Transmit Word Select. driven master received slave. Corresponds signal I2S-bus specification. P2[13] General purpose digital input/output pin. EINT3 External interrupt input. MCIDAT3 Data line SD/MMC interface. I2STX_SDA Transmit data. driven transmitter read receiver. Corresponds signal I2S-bus specification. Port Port port with individual direction controls each bit. operation port pins depends upon function selected Connect block. Pins through through this port available. P3[0] General purpose digital input/output pin. External memory data line P3[1] General purpose digital input/output pin. External memory data line P3[2] General purpose digital input/output pin. External memory data line P3[3] General purpose digital input/output pin. External memory data line
B.V. 2006. rights reserved.
P2[7]/RD2/ RTS1/ TRACEPKT2
P2[8]/TD2/ TXD2/ TRACEPKT3
92[1] P2[9]/ USB_CONNECT1/ RXD2/ EXTIN0
P2[10]/EINT0
76[6]
P2[11]/EINT1/ MCIDAT1/ I2STX_CLK
75[6]
P2[12]/EINT2/ MCIDAT2/ I2STX_WS
73[6]
P2[13]/EINT3/ MCIDAT3/ I2STX_SDA
71[6]
P3[0] P3[31]
P3[0]/D0 P3[1]/D1 P3[2]/D2 P3[3]/D3
137[1] 140[1] 144[1] 2[1]
LPC2378_1
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table Symbol P3[4]/D4 P3[5]/D5 P3[6]/D6 P3[7]/D7
description .continued 9[1] 12[1] 16[1] 19[1] 45[1] Type 40[1] 39[1] 38[1] Description P3[4] General purpose digital input/output pin. External memory data line P3[5] General purpose digital input/output pin. External memory data line P3[6] General purpose digital input/output pin. External memory data line P3[7] General purpose digital input/output pin. External memory data line P3[23] General purpose digital input/output pin. CAP0[0] Capture input Timer channel PCAP1[0] Capture input PWM1, channel P3[24] General purpose digital input/output pin. CAP0[1] Capture input Timer channel PWM1[1] Pulse Width Modulator output P3[25] General purpose digital input/output pin. MAT0[0] Match output Timer channel PWM1[2] Pulse Width Modulator output P3[26] General purpose digital input/output pin. MAT0[1] Match output Timer channel PWM1[3] Pulse Width Modulator output Port Port port with individual direction controls each bit. operation port pins depends upon function selected Connect block. Pins through this port available. P4[0] ]General purpose digital input/output pin. External memory address line P4[1] General purpose digital input/output pin. External memory address line P4[2] General purpose digital input/output pin. External memory address line P4[3] General purpose digital input/output pin. External memory address line P4[4] General purpose digital input/output pin. External memory address line P4[5] General purpose digital input/output pin. External memory address line P4[6] General purpose digital input/output pin. External memory address line P4[7] General purpose digital input/output pin. External memory address line P4[8] General purpose digital input/output pin. External memory address line
B.V. 2006. rights reserved.
P3[23]/CAP0[0]/ PCAP1[0]
P3[24]/CAP0[1]/ PWM1[1]
P3[25]/MAT0[0]/ PWM1[2]
P3[26]/MAT0[1]/ PWM1[3]
P4[0] P4[31]
P4[0]/A0 P4[1]/A1 P4[2]/A2 P4[3]/A3 P4[4]/A4 P4[5]/A5 P4[6]/A6 P4[7]/A7 P4[8]/A8
52[1] 55[1] 58[1] 68[1] 72[1] 74[1] 78[1] 84[1] 88[1]
LPC2378_1
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table Symbol P4[9]/A9 P4[10]/A10 P4[11]/A11 P4[12]/A12 P4[13]/A13 P4[14]/A14 P4[15]/A15 P4[24]/OE P4[25]/WE
description .continued 91[1] 94[1] 101[1] 104[1] 108[1] 110[1] 120[1] 127[1] 124[1] 118[1] Type 122[1] 130[1] 134[1] 26[8] 6[1] 1[1] 3[1] 4[1] 5[1] 7[1] 143[1] Description P4[9] General purpose digital input/output pin. External memory address line P4[10] General purpose digital input/output pin. External memory address line P4[11] General purpose digital input/output pin. External memory address line P4[12] General purpose digital input/output pin. External memory address line P4[13] General purpose digital input/output pin. External memory address line P4[14] General purpose digital input/output pin. External memory address line P4[15] General purpose digital input/output pin. External memory address line P4[24] General purpose digital input/output pin. active Output Enable signal. P4[25] General purpose digital input/output pin. active Write Enable signal. [28] General purpose digital input/output pin. MAT2[0] Match output Timer channel TXD3 Transmitter output UART3. P4[29] General purpose digital input/output pin. MAT2[1] Match output Timer channel RXD3 Receiver input UART3. P4[30] General purpose digital input/output pin. active Chip Select signal. P4[31] General purpose digital input/output pin. active Chip Select signal. ALARM controlled output. This pin. goes HIGH when alarm generated. USB_D-2 USB2 port bidirectional line. DBGEN JTAG interface control signal. Also used boundary scanning. Test Data JTAG interface. Test Data JTAG interface. Test Mode Select JTAG interface. TRST Test Reset JTAG interface. Test Clock JTAG interface. RTCK JTAG interface control signal. Note: this while RESET enables Epins (P2[9:0]) operate Trace port after reset.
P4[28]/MAT2[0]/ TXD3
P4[29]/MAT2[1]/ RXD3
P4[30]/CS0 P4[31]/CS1 ALARM USB_D-2 DBGEN TRST RTCK
RSTOUT
20[1]
RSTOUT This pin. this indicates LPC2378 being Reset state.
B.V. 2006. rights reserved.
LPC2378_1
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table Symbol RESET
description .continued 24[7] Type Description external reset input: this resets device, causing ports peripherals take their default states, processor execution begin address with hysteresis, tolerant. Input oscillator circuit internal clock generator circuits. Output from oscillator amplifier. Input oscillator circuit. Output from oscillator circuit. ground: reference.
XTAL1 XTAL2 RTCX1 RTCX2
31[8] 33[8] 23[8] 25[8]
103, 117,119, 139[9] 15[10]
VSSA VDD(3V3)
analog ground: reference. This should nominally same voltage VSS, should isolated minimize noise error. supply voltage: This power supply voltage ports.
102, 114, 138[11] 98[12]
VDD(1V8)
supply voltage: This power supply voltage core. these pins left floating, on-chip DC-to-DC converter will generate power VDCDC(3V3) supply. Having these pins tied externally supplied will turn on-chip DC-to-DC converter resulting lower current consumption when power mode. DC-to-DC converter supply voltage: This power supply on-chip DC-to-DC converter only. DC-to-DC used, these pins must left unconnected. analog supply voltage: This should nominally same voltage VDD(3V3) should isolated minimize noise error. This voltage used power DAC. reference: This should nominally same voltage VDD(3V3) should isolated minimize noise error. level this used reference DAC. power supply: this supplies power RTC.
VDD(DCDC)(3V3)
121[13] 14[14]
VDDA
VREF
17[14]
VBAT
27[14]
tolerant providing digital functions with levels hysteresis. tolerant providing digital functions (with levels hysteresis) analog input. When configured input, digital section disabled. tolerant providing digital with levels hysteresis analog output function. When configured output, digital section disabled. Open drain tolerant digital I2C-bus specification compatible pad. requires external pull-up provide output functionality. When power switched off, this connected I2C-bus floating does disturb lines. provides digital functions. designed accordance with specification, revision (Full-speed Low-speed mode only). tolerant with glitch filter providing digital functions with levels hysteresis. tolerant with glitch filter providing digital function with levels hysteresis. provides special analog functionality. provides special analog functionality.
[10] provides special analog functionality. [11] provides special analog functionality.
LPC2378_1 B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
[12] provides special analog functionality. [13] provides special analog functionality. [14] provides special analog functionality.
Functional description
Architectural overview
LPC2378 microcontroller consists ARM7TDMI-S with emulation support, ARM7 local closely coupled, high speed access majority on-chip memory, AMBA interfacing high speed on-chip peripherals external memory, AMBA connection other on-chip peripheral functions. microcontroller permanently configures ARM7TDMI-S processor little-endian byte order. LPC2378 implements buses order allow Ethernet block operate without interference caused other system activity. primary AHB, referred AHB1, includes VIC, GPDMA controller, EMC. second AHB, referred AHB2, includes only Ethernet block associated SRAM. addition, bridge provided that allows secondary master AHB1, allowing expansion Ethernet buffer space into off-chip memory unused space memory residing AHB1. summary, masters with access AHB1 ARM7 itself, GPDMA function, Ethernet block (via bridge from AHB2). masters with access AHB2 ARM7 Ethernet block. peripherals allocated range addresses very memory space. Each peripheral allocated address space within address space. Lower speed peripheral functions connected bus. bridge interfaces bus. peripherals also allocated range addresses, beginning address point. Each peripheral allocated address space within address space. ARM7TDMI-S processor general purpose 32-bit microprocessor, which offers high performance very power consumption. architecture based Reduced Instruction Computer (RISC) principles, instruction related decode mechanism much simpler than those microprogrammed complex instruction computers. This simplicity results high instruction throughput impressive real-time interrupt response from small cost-effective processor core. Pipeline techniques employed that parts processing memory systems operate continuously. Typically, while instruction being executed, successor being decoded, third instruction being fetched from memory. ARM7TDMI-S processor also employs unique architectural strategy known Thumb, which makes ideally suited high-volume applications with memory restrictions, applications where code density issue. idea behind Thumb that super-reduced instruction set. Essentially, ARM7TDMI-S processor instruction sets:
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
standard 32-bit 16-bit Thumb
Thumb set's 16-bit instruction length allows approach twice density standard code while retaining most ARM's performance advantage over traditional 16-bit processor using 16-bit registers. This possible because Thumb code operates same 32-bit register code. Thumb code able provide code size ARM, performance equivalent processor connected 16-bit memory system.
On-chip flash programming memory
LPC2378 incorporates flash memory system. This memory used both code data storage. Programming flash memory accomplished several ways. programmed System serial port (UART0). application program also erase and/or program flash while application running, allowing great degree flexibility data storage field firmware upgrades. flash memory bits wide includes pre-fetching buffering techniques allow operate SRAM speeds MHz. LPC2378 provides minimum 100000 write/erase cycles years data retention.
On-chip SRAM
LPC2378 includes SRAM memory reserved processor exclusive use. This used code and/or data storage accessed bits, bits, bits. SRAM block serving buffer Ethernet controller SRAM associated with device used both data code storage, too. Remaining SRAM such FIFO SRAM used data storage only. SRAM battery powered retains content absence main power supply.
Memory
LPC2378 memory incorporates several distinct regions shown Figure addition, interrupt vectors remapped allow them reside either flash memory (default), boot ROM, SRAM (see Section 7.26.6).
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
PERIPHERALS 3.75 PERIPHERALS
0xFFFF FFFF 0xF000 0000
0xE000 0000
RESERVED ADDRESS SPACE 0xC000 0000
EXTERNAL MEMORY BANK
0x8100 FFFF 0x8100 0000 0x8000 FFFF 0x8000 0000
EXTERNAL MEMORY BANK BOOT BOOT FLASH (BOOT FLASH REMAPPED FROM ON-CHIP FLASH) RESERVED ADDRESS SPACE ETHERNET
0x7FE0 3FFF 0x7FE0 0000 0x7FD0 1FFF 0x7FD0 0000
RESERVED ADDRESS SPACE
0x4000 8000 0x4000 7FFF LOCAL ON-CHIP STATIC 0x4000 0000
RESERVED ADDRESS SPACE 0x0008 0000 0x0007 FFFF TOTAL ON-CHIP NON-VOLATILE MEMORY 0x0000 0000
002aac585
LPC2378 memory
Interrupt controller
processor core interrupt inputs called Interrupt Request (IRQ) Fast Interrupt Request (FIQ). takes interrupt request inputs which programmed vectored types. programmable assignment scheme means that priorities interrupts from various peripherals dynamically assigned adjusted.
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
FIQs have highest priority. more than request assigned FIQ, requests produce signal processor. fastest possible latency achieved when only request classified FIQ, because then service routine simply start dealing with that device. more than request assigned class, service routine read word from that identifies which source(s) (are) requesting interrupt. Vectored IRQs, which include interrupt requests that classified FIQs, have programmable interrupt priority. When more than interrupt assigned same priority occur simultaneously, connected lowest numbered channel will serviced first. requests from vectored IRQs produce signal processor. service routine start reading register from jumping address supplied that register.
7.5.1 Interrupt sources
Each peripheral device interrupt line connected have several interrupt flags. Individual interrupt flags also represent more than interrupt source. PORT0 PORT2 (total pins) regardless selected function, programmed generate interrupt rising edge, falling edge, both. Such interrupt request coming from PORT0 and/or PORT2 will combined with EINT3 interrupt requests.
connect block
connect block allows selected pins microcontroller have more than function. Configuration registers control multiplexers allow connection between chip peripherals. Peripherals should connected appropriate pins prior being activated prior related interrupt(s) being enabled. Activity enabled peripheral function that mapped related should considered undefined.
External memory controller
LPC2378 PrimeCell MultiPort Memory Controller peripheral offering support asynchronous static memory devices such RAM, ROM, flash. addition, used interface with off-chip memory-mapped devices peripherals. Advanced Microcontroller Architecture (AMBA) compliant peripheral.
7.7.1 Features
Asynchronous static memory device support including RAM, ROM, flash, with
without asynchronous page mode
LPC2378_1
transaction latency Read write buffers reduce latency improve performance data address lines wide static memory support chip selects static memory devices
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Static memory features include:
Asynchronous page mode read Programmable Wait States (WST) turnaround delay Output enable write enable delays Extended wait
General purpose controller
GPDMA AMBA compliant peripheral allowing selected LPC2378 peripherals have support. GPDMA enables peripheral-to-memory, memory-to-peripheral, peripheral-to-peripheral, memory-to-memory transactions. Each stream provides unidirectional serial transfers single source destination. example, bidirectional port requires stream transmit receive. source destination areas each either memory region peripheral, accessed through master.
7.8.1 Features
channels. Each channel support unidirectional transfer. GPDMA transfer data between SRAM peripherals such
SD/MMC, SSP, interfaces.
Single burst request signals. Each peripheral connected
GPDMA assert either burst request single request. burst size programming GPDMA.
Memory-to-memory, memory-to-peripheral, peripheral-to-memory,
peripheral-to-peripheral transfers.
Scatter gather supported through linked lists. This means that
source destination areas have occupy contiguous areas memory.
Hardware channel priority. Each channel specific hardware priority.
channel highest priority channel lowest priority. requests from channels become active same time, channel with highest priority serviced first.
slave programming interface. GPDMA programmed writing
control registers over slave interface.
master transferring data. This interface transfers data when
request goes active.
32-bit master width. Incrementing non-incrementing addressing source destination. Programmable burst size. burst size programmed more
efficiently transfer data. Usually burst size half size FIFO peripheral.
Internal four-word FIFO channel. Supports 8-bit, 16-bit, 32-bit wide transactions.
LPC2378_1 B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
interrupt processor generated completion when
error occurred.
Interrupt masking. error terminal count interrupt requests
masked.
interrupt status. error count interrupt status read
prior masking.
Fast general purpose parallel
Device pins that connected specific peripheral function controlled GPIO registers. Pins dynamically configured inputs outputs. Separate registers allow setting clearing number outputs simultaneously. value output register read back well current state port pins. LPC2378 accelerated GPIO functions:
GPIO registers relocated local that fastest possible
timing achieved.
Mask registers allow treating sets port bits group, leaving other bits
unchanged.
GPIO registers byte half-word addressable. Entire port value written instruction.
Additionally, PORT0 PORT2 (total pins) providing digital function programmed generate interrupt rising edge, falling edge, both. edge detection asynchronous, operate when clocks present such during Power-down mode. Each enabled interrupt used wake chip from Power-down mode.
7.9.1 Features
level clear registers allow single instruction clear number
bits port.
Direction control individual bits. default inputs after reset. Backward compatibility with other earlier devices maintained with legacy PORT0
PORT1 registers appearing original addresses bus.
7.10 Ethernet
Ethernet block contains full featured Mbit/s Mbit/s Ethernet designed provide optimized performance through hardware acceleration. Features include generous suite control registers, half full duplex operation, flow control, control frames, hardware acceleration transmit retry, receive packet filtering wake-up activity. Automatic frame transmission reception with scatter-gather off-loads many operations from CPU. Ethernet block share dedicated subsystem that used access Ethernet SRAM Ethernet data, control, status information. other traffic LPC2378 takes place different subsystem, effectively separating Ethernet activity from rest system. Ethernet also access off-chip memory
LPC2378_1 B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
EMC, well SRAM located another AHB, being used block. However, using memory other than Ethernet SRAM, especially off-chip memory, will slow Ethernet access memory increase loading AHB. Ethernet block interfaces between off-chip Ethernet using Reduced (RMII) protocol on-chip Media Independent Interface Management (MIIM) serial bus.
7.10.1 Features
Ethernet standards support:
Supports Mbit/s Mbit/s devices including Base-T, Base-TX, Base-FX, Base-T4. Fully compliant with IEEE standard 802.3. Fully compliant with 802.3x Full Duplex Flow Control Half Duplex back pressure. Flexible transmit receive frame options. Virtual Local Area Network (VLAN) frame support.
Memory management:
Independent transmit receive buffers memory mapped shared SRAM. managers with scatter/gather arrays frame descriptors. Memory traffic optimized buffering pre-fetching.
Enhanced Ethernet features:
Receive filtering. Multicast broadcast frame support both transmit receive. Optional automatic Frame Check Sequence (FCS) insertion with Circular Redundancy Check (CRC) transmit. Selectable automatic transmit frame padding. Over-length frame support both transmit receive allows length frames. Promiscuous receive mode. Automatic collision back-off frame retransmission. Includes power management clock switching. Wake-on-LAN power management support allows system wake-up: using receive filters magic frame detection filter.
Physical interface:
Attachment external chip through standard RMII interface. register access available MIIM interface.
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
7.11 interface
Universal Serial (USB) 4-wire that supports communication between host number (127 maximum) peripherals. host controller allocates bandwidth attached devices through token based protocol. supports plugging, unplugging dynamic configuration devices. transactions initiated host controller. sets pins needed device named VBUS, USB_D+1, USB_D-1, USB_UP_LED1, USB_CONNECT1, USB_D+2, USB_D-2, USB_UP_LED2, USB_CONNECT2 respectively. given time only these sets active used application.
7.11.1 device controller
device controller enables Mbit/s data exchange with host controller. consists register interface, serial interface engine, endpoint buffer memory, controller. serial interface engine decodes data stream writes data appropriate point buffer memory. status completed transfer error condition indicated status registers. interrupt also generated enabled. controller when enabled transfers data between endpoint buffer RAM. 7.11.1.1 Features
Fully compliant with specification (full speed). Supports physical logical) endpoints with buffer. Supports Control, Bulk, Interrupt Isochronous endpoints. Scalable realization endpoints time. Endpoint Maximum packet size selection maximum specification) software time.
Supports SoftConnect GoodLink features. While Suspend mode, LPC2378 enter reduced power
down modes wake activity.
Supports transfers with non-control endpoints. Allows dynamic switching between CPU-controlled modes. Double buffer implementation Bulk Isochronous endpoints. 7.12 controller acceptance filters
Controller Area Network (CAN) serial communications protocol which efficiently supports distributed real-time control with very high level security. domain application ranges from high speed networks cost multiplex wiring. block intended support multiple buses simultaneously, allowing device used gateway, switch, router among number buses industrial automotive applications. Each controller register structure similar SJA1000 PeliCAN Library block, 8-bit registers those devices have been combined 32-bit words allow simultaneous access environment. main operational difference
LPC2378_1 B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
that recognition received Identifiers, known terminology Acceptance Filtering, been removed from controllers centralized global Acceptance Filter.
7.12.1 Features
controllers buses. Data rates Mbit/s each bus. 32-bit register access. Compatible with specification 2.0B, 11898-1. Global Acceptance Filter recognizes 11-bit 29-bit receive identifiers buses. Standard Identifiers.
Acceptance Filter provide FullCAN-style automatic reception selected Full messages generate interrupts. 7.13 10-bit
LPC2378 contains ADC. single 10-bit successive approximation with eight channels.
7.13.1 Features
10-bit successive approximation Input multiplexing among pins Power-down mode Measurement range Vi(VREF) 10-bit conversion time 2.44 Burst conversion mode single multiple inputs Optional conversion transition input Timer Match signal Individual result registers each channel reduce interrupt overhead
7.14 10-bit
allows LPC2378 generate variable analog output. maximum output value Vi(VREF).
7.14.1 Features
10-bit Resistor string architecture Buffered output Power-down mode Selectable output drive
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
7.15 UARTs
LPC2378 contains four UARTs. addition standard transmit receive data lines, UART1 also provides full modem control handshake interface. UARTs include fractional baud rate generator. Standard baud rates such 115200 achieved with crystal frequency above MHz.
7.15.1 Features
Receive Transmit FIFOs. Register locations conform 16C550 industry standard. Receiver FIFO trigger points Built-in fractional baud rate generator covering wide range baud rates without need external crystals particular values. mechanism that enables software flow control implementation.
Fractional divider baud rate control, auto baud capabilities FIFO control UART1 equipped with standard modem interface signals. This module also provides
full support hardware flow control (auto-CTS/RTS).
UART3 includes IrDA mode support infrared communication. 7.16 serial controller
LPC2378 contains controller. full duplex serial interface designed handle multiple masters slaves connected given bus. Only single master single slave communicate interface during given data transfer. During data transfer master always sends bits bits data slave, slave always sends bits bits data master.
7.16.1 Features
Compliant with specification Synchronous, Serial, Full Duplex Communication Combined master slave Maximum data rate eighth input clock rate bits bits transfer
7.17 serial controller
LPC2378 contains controllers. controller capable operation SPI, 4-wire SSI, Microwire bus. interact with multiple masters slaves bus. Only single master single slave communicate during given data transfer. supports full duplex transfers, with frames bits bits data flowing from master slave from slave master. practice, often only these data flows carries meaningful data.
7.17.1 Features
Compatible with Motorola SPI, 4-wire SSI, National Semiconductor Microwire
buses
LPC2378_1 B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Synchronous serial communication Master slave operation 8-frame FIFOs both transmit receive 4-bit 16-bit frame transfers supported GPDMA
7.18 SD/MMC card interface
Secure Digital Multimedia Card Interface (MCI) allows access external memory cards. card interface conforms Multimedia Card Specification Version 2.11.
7.18.1 Features
interface provides functions specific SD/MMC memory card. These
include clock generation unit, power management control, command data transfer.
Conforms Multimedia Card Specification v2.11. Conforms Secure Digital Memory Card Physical Layer Specification, v0.96. used multimedia card secure digital memory card host.
SD/MMC connected several multimedia cards single secure digital memory card.
supported through GPDMA controller. 7.19 I2C-bus serial controllers
LPC2378 contains three I2C-bus controllers. I2C-bus bidirectional, inter-IC control using only wires: serial clock line (SCL), serial data line (SDA). Each device recognized unique address operate either receiver-only device (e.g., driver) transmitter with capability both receive send information (such memory). Transmitters and/or receivers operate either master slave mode, depending whether chip initiate data transfer only addressed. I2C-bus multi-master controlled more than master connected I2C-bus implemented LPC2378 supports rates kbit/s (Fast I2C-bus).
7.19.1 Features
I2C0 standard compliant interface with open-drain pins. I2C1 I2C2 standard pins support powering individual
devices connected same lines.
LPC2378_1
Easy configure master, slave, master/slave. Programmable clocks allow versatile rate control. Bidirectional data transfer between masters slaves. Multi-master central master). Arbitration between simultaneously transmitting masters without corruption serial data bus.
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Serial clock synchronization allows devices with different rates communicate
serial bus.
Serial clock synchronization used handshake mechanism suspend
resume serial transfer.
I2C-bus used test diagnostic purposes. 7.20 I2S-bus serial controllers
I2S-bus provides standard communication interface digital audio applications. I2S-bus specification defines 3-wire serial using data line, clock line, word select signal. basic connection master, which always master, slave. interface LPC2378 provides separate transmit receive channel, each which operate either master slave.
7.20.1 Features
interface separate input/output channels each which operate master
slave mode.
Capable handling 8-bit, 16-bit, 32-bit word sizes. Mono stereo audio data supported. sampling frequency range from ((16, 22.05, 44.1,
kHz).
Configurable word select period master mode (separately input output). word FIFO data buffers provided, transmit receive. Generates interrupt requests when buffer levels cross programmable boundary. requests, controlled programmable buffer levels. These connected GPDMA block.
Controls include reset, stop mute options separately input output. 7.21 General purpose 32-bit timers/external event counters
LPC2378 includes four 32-bit Timer/Counters. Timer/Counter designed count cycles system derived clock externally-supplied clock. optionally generate interrupts perform other actions specified timer values, based four match registers. Timer/Counter also includes four capture inputs trap timer value when input signal transitions, optionally generating interrupt.
7.21.1 Features
32-bit Timer/Counter with programmable 32-bit prescaler. Counter Timer operation. four 32-bit capture channels timer, that take snapshot timer
value when input signal transitions. capture event also optionally generate interrupt.
Four 32-bit match registers that allow:
Continuous operation with optional interrupt generation match. Stop timer match with optional interrupt generation.
LPC2378_1 B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Reset timer match with optional interrupt generation.
four external outputs corresponding match registers, with following
capabilities: match. HIGH match. Toggle match. nothing match.
7.22 Pulse width modulator
based standard Timer block inherits features, although only function pinned LPC2378. Timer designed count cycles system derived clock optionally switch pins, generate interrupts perform other actions when specified timer values occur, based seven match registers. function addition these features, based match register events. ability separately control rising falling edge locations allows used more applications. instance, multi-phase motor control typically requires three non-overlapping outputs with individual control three pulse widths positions. match registers used provide single edge controlled output. match register (PWMMR0) controls cycle rate, resetting count upon match. other match register controls edge position. Additional single edge controlled outputs require only match register each, since repetition rate same outputs. Multiple single edge controlled outputs will have rising edge beginning each cycle, when PWMMR0 match occurs. Three match registers used provide output with both edges controlled. Again, PWMMR0 match register controls cycle rate. other match registers control edge positions. Additional double edge controlled outputs require only match registers each, since repetition rate same outputs. With double edge controlled outputs, specific match registers control rising falling edge output. This allows both positive going pulses (when rising edge occurs prior falling edge), negative going pulses (when falling edge occurs prior rising edge).
7.22.1 Features
LPC2378 block with Counter Timer operation (may
peripheral clock capture inputs clock source).
Seven match registers allow single edge controlled double edge
controlled outputs, both types. match registers also allow: Continuous operation with optional interrupt generation match. Stop timer match with optional interrupt generation. Reset timer match with optional interrupt generation.
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Supports single edge controlled and/or double edge controlled outputs. Single
edge controlled outputs high beginning each cycle unless output constant low. Double edge controlled outputs have either edge occur position within cycle. This allows both positive going negative going pulses.
Pulse period width number timer counts. This allows complete
flexibility trade-off between resolution repetition rate. outputs will occur same repetition rate.
Double edge controlled outputs programmed either positive going
negative going pulses.
Match register updates synchronized with pulse outputs prevent generation
erroneous pulses. Software must `release' match values before they become effective.
used standard timer mode enabled. 32-bit Timer/Counter with programmable 32-bit Prescaler. 7.23 Watchdog timer
purpose watchdog reset microcontroller within reasonable amount time enters erroneous state. When enabled, watchdog will generate system reset user program fails `feed' reload) watchdog within predetermined amount time.
7.23.1 Features
Internally resets chip periodically reloaded. Debug mode. Enabled software requires hardware reset watchdog reset/interrupt
disabled.
Incorrect/Incomplete feed sequence causes reset/interrupt enabled. Flag indicate watchdog reset. Programmable 32-bit timer with internal prescaler. Selectable time period from (Tcy(WDCLK) (Tcy(WDCLK) multiples Tcy(WDCLK) Internal oscillator (IRC), peripheral clock. This gives wide range potential timing choices Watchdog operation under different power reduction conditions. also provides ability from entirely internal source that dependent external crystal associated components wiring, increased reliability.
Watchdog Clock (WDCLK) source selected from clock,
7.24 battery
counters measuring time when system power optionally when off. uses little power Power-down mode. LPC2378, clocked separate 32.768 oscillator programmable prescale divider based clock. Also, powered power supply pin, VBAT, which connected battery same supply used rest device.
LPC2378_1 B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
VBAT supplies power only Battery RAM. These functions require minimum power operate, which supplied external battery. When rest chip functions stopped power removed, supply alarm output that used external hardware restore chip power resume operation.
7.24.1 Features
Measures passage time maintain calendar clock. Ultra power design support battery powered systems. Provides Seconds, Minutes, Hours, Month, Month, Year, Week,
Year.
Dedicated oscillator programmable prescaler from clock. Dedicated power supply connected battery main alarm output included assist waking from Deep power-down mode,
when chip power removed functions except Battery RAM.
Periodic interrupts generated from increments field time registers,
selected fractional second values.
data SRAM powered VBAT. Battery power supply isolated from rest chip. 7.25 Clocking power control
7.25.1 Crystal oscillators
LPC2378 includes three independent oscillators. These Main Oscillator, Internal oscillator, oscillator. Each oscillator used more than purpose required particular application. three clock sources chosen software drive ultimately CPU. Following reset, LPC2378 will operate from Internal oscillator until switched software. This allows systems operate without external crystal bootloader code operate known frequency. 7.25.1.1 Internal oscillator used clock source WDT, and/or clock that drives subsequently CPU. nominal frequency MHz. trimmed accuracy. Upon power-up chip reset, LPC2378 uses clock source. Software later switch other available clock sources. 7.25.1.2 Main oscillator main oscillator used clock source CPU, with without using PLL. main oscillator operates frequencies MHz. This frequency boosted higher frequency, maximum operating frequency, PLL. clock selected input PLLCLKIN. processor clock frequency referred CCLK elsewhere this document. frequencies
LPC2378_1 B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
PLLCLKIN CCLK same value unless active connected. clock frequency each peripheral selected individually referred PCLK. Refer Section 7.25.2 additional information. 7.25.1.3 oscillator oscillator used clock source and/or WDT. Also, oscillator used drive CPU.
7.25.2
accepts input clock frequency range MHz. input frequency multiplied high frequency, then divided down provide actual clock used block. input, range MHz, initially divided down value `N', which range 256. This input division provides wide range output frequencies from same input frequency. Following input divider multiplier. This multiply input divider output through Current Controlled Oscillator (CCO) value `M', range through 32768. resulting frequency must range MHz. multiplier works dividing output value then using phase-frequency detector compare divided output multiplier input. error value used adjust frequency. turned bypassed following chip Reset entering Power-down mode. enabled software only. program must configure activate PLL, wait lock, then connect clock source.
7.25.3 Wake-up timer
LPC2378 begins operation power-up when awakened from Power-down mode Deep power-down mode using oscillator clock source. This allows chip operation resume quickly. main oscillator needed application, software will need enable these features wait them stabilize before they used clock source. When main oscillator initially activated, wake-up timer allows software ensure that main oscillator fully functional before processor uses clock source starts execute instructions. This important power types Reset, whenever aforementioned functions turned reason. Since oscillator other functions turned during Power-down mode, wake-up processor from Power-down mode makes wake-up Timer. Wake-up Timer monitors crystal oscillator check whether safe begin code execution. When power applied chip, when some event caused chip exit Power-down mode, some time required oscillator produce signal sufficient amplitude drive clock logic. amount time depends many factors, including rate VDD(3V3) ramp case power on), type crystal electrical characteristics quartz crystal used), well other external circuitry (e.g., capacitors), characteristics oscillator itself under existing ambient conditions.
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
7.25.4 Power control
LPC2378 supports variety power control features. There four special modes processor power reduction: Idle mode, Sleep mode, Power-down mode, Deep power-down mode. clock rate also controlled needed changing clock sources, reconfiguring values, and/or altering clock divider value. This allows trade-off power versus processing speed based application requirements. addition, Peripheral Power Control allows shutting down clocks individual on-chip peripherals, allowing fine tuning power consumption eliminating dynamic power peripherals that required application. Each peripherals clock divider which provides even better power control. LPC2378 also implements separate power domain order allow turning power bulk device while maintaining operation small SRAM, referred Battery RAM. 7.25.4.1 Idle mode Idle mode, execution instructions suspended until either Reset interrupt occurs. Peripheral functions continue operation during Idle mode generate interrupts cause processor resume execution. Idle mode eliminates dynamic power used processor itself, memory systems related controllers, internal buses. 7.25.4.2 Sleep mode Sleep mode, oscillator shut down chip receives internal clocks. processor state registers, peripheral registers, internal SRAM values preserved throughout Sleep mode logic levels chip pins remain static. output disabled powered down fast wake-up later. oscillator stopped because interrupts used wake-up source. automatically turned disconnected. CCLK clock dividers automatically reset zero. Sleep mode terminated normal operation resumed either Reset certain specific interrupts that able function without clocks. Since dynamic operation chip suspended, Sleep mode reduces chip power consumption very value. flash memory left Sleep mode, allowing very quick wake-up. wake-up sleep mode, used before entering sleep mode, code execution peripherals activities will resume after cycles expire. main external oscillator used, code execution will resume when 4096 cycles expire. customers need reconfigure clock dividers accordingly. 7.25.4.3 Power-down mode Power-down mode does everything that Sleep mode does, also turns oscillator flash memory. This saves more power, requires waiting resumption flash operation before execution code data access flash memory accomplished. wake-up power-down mode, used before entering power-down mode, will take start-up. After this cycles will expire before code execution then resumed code running from SRAM. meantime,
LPC2378_1 B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
flash wake-up timer then counts clock cycles make flash start-up time. When times out, access flash will allowed. customers need reconfigure clock dividers accordingly. 7.25.4.4 Deep power-down mode Deep power-down mode like Power-down mode, on-chip regulator that supplies power internal logic also shut off. This produces lowest possible power consumption without actually removing power from entire chip. Since Deep power-down mode shuts down on-chip logic power supply, there register memory retention, resumption operation involves same activities full-chip reset. power supplied LPC2378 during Deep power-down mode, wake-up caused Alarm external Reset. While Deep power-down mode, external device power removed. this case, LPC2378 will start when external power restored. Essential data retained through Deep power-down mode through complete powering chip) storing data Battery RAM, long external power VBAT maintained. 7.25.4.5 Power domains LPC2378 provides independent power domains that allow bulk device have power removed while maintaining operation Battery RAM. LPC2378, pads powered (VDD(3V3)) pins, while VDD(DCDC)(3V3) VDD(1V8) pins power on-chip DC-to-DC converter which turn provides power most peripherals. Depending LPC2378 application, design power options manage power consumption. first option assumes power consumption concern design ties VDD(3V3) VDD(DCDC)(3V3) pins together while VDD(1V8) pins connected. This approach requires only power supply both pads, CPU, peripherals. While this solution simple, does support powering down ring fly" while keeping peripherals alive. second option uses power supplies; supply pads (VDD(3V3)) dedicated supply (VDD(1V8)). When using this option, on-chip DC-to-DC converter remains powered down because VDD(DCDC)(3V3) pins must connected VDD(1V8) pins attached supply. This second supply option enables shutting down VDD(3V3) supply power pads fly", while peripherals stay active thanks second independent supply. VBAT supplies power only Battery RAM. These functions require minimum power operate, which supplied external battery. When rest chip functions stopped power removed, supply alarm output that used external hardware restore chip power resume operation.
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
7.26 System control
7.26.1 Reset
Reset four sources LPC2378: RESET pin, Watchdog reset, power-on reset, BrownOut Detection (BOD) circuit. RESET Schmitt trigger input pin. Assertion chip Reset source, once operating voltage attains usable level, starts Wake-up timer (see description Section 7.25.3 "Wake-up timer"), causing reset remain asserted until external Reset de-asserted, oscillator running, fixed number clocks have passed, flash controller completed initialization. When internal Reset removed, processor begins executing address which initially Reset vector mapped from Boot Block. that point, processor peripheral registers have been initialized predetermined values.
7.26.2 Brownout detection
LPC2378 includes 2-stage monitoring voltage VDD(3V3) pins. this voltage falls below 2.95 asserts interrupt signal Vectored Interrupt Controller. This signal enabled interrupt Interrupt Enable Register order cause interrupt; not, software monitor signal reading dedicated status register. second stage low-voltage detection asserts Reset inactivate LPC2378 when voltage VDD(3V3) pins falls below 2.65 This Reset prevents alteration flash operation various elements chip would otherwise become unreliable voltage. circuit maintains this reset down below which point power-on reset circuitry maintains overall Reset. Both 2.95 2.65 thresholds include some hysteresis. normal operation, this hysteresis allows 2.95 detection reliably interrupt, regularly-executed event loop sense condition.
7.26.3 Code security
This feature LPC2378 allows application control whether debugged protected from observation. after reset on-chip bootloader detects valid checksum flash reads 0x8765 4321 from address 0x1FC flash, debugging will disabled thus code flash will protected from observation. Once debugging disabled, enabled performing full chip erase using ISP.
7.26.4
LPC2378 implements buses order allow Ethernet block operate without interference caused other system activity. primary AHB, referred AHB1, includes Vectored Interrupt Controller, GPDMA controller, interface, SRAM primarily intended USB. second AHB, referred AHB2, includes only Ethernet block associated SRAM. addition, bridge provided that allows secondary master AHB1, allowing expansion Ethernet buffer space into off-chip memory unused space memory residing AHB1.
LPC2378_1 B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
summary, masters with access AHB1 ARM7 itself, block, GPDMA function, Ethernet block (via bridge from AHB2). masters with access AHB2 ARM7 Ethernet block.
7.26.5 External interrupt inputs
LPC2378 includes edge sensitive interrupt inputs combined with four level sensitive external interrupt inputs selectable functions. external interrupt inputs optionally used wake processor from Power-down mode.
7.26.6 Memory mapping control
memory mapping control alters mapping interrupt vectors that appear beginning address 0x0000 0000. Vectors mapped bottom Boot ROM, SRAM, external memory. This allows code running different memory spaces have control interrupts.
7.27 Emulation debugging
LPC2378 support emulation debugging JTAG serial port. trace port allows tracing program execution. Debugging trace functions multiplexed only with GPIOs P2[0] P2[9]. This means that communication, timer, interface peripherals residing other pins available during development debugging phase they when application embedded system itself.
7.27.1 EmbeddedICE
EmbeddedICE logic provides on-chip debug support. debugging target system requires host computer running debugger software EmbeddedICE protocol convertor. EmbeddedICE protocol convertor converts Remote Debug Protocol commands JTAG data needed access ARM7TDMI-S core present target system. core Debug Communication Channel (DCC) function built-in. allows program running target communicate with host debugger another separate host without stopping program flow even entering debug state. accessed coprocessor program running ARM7TDMI-S core. allows JTAG port used sending receiving data without affecting normal program flow. data control registers mapped addresses EmbeddedICE logic.
7.27.2 Embedded trace
Since LPC2378 have significant amounts on-chip memories, possible determine processor core operating simply observing external pins. Eprovides real-time trace capability deeply embedded processor cores. outputs information about processor execution trace port. software debugger allows configuration Eusing JTAG interface displays trace information that been captured. connected directly core main AMBA system bus. compresses trace information exports through narrow trace port. external Trace Port Analyzer captures trace information under software debugger control. trace port broadcast Instruction trace information. Instruction trace trace) shows flow execution processor provides list instructions that
LPC2378_1 B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
were executed. Instruction trace significantly compressed only broadcasting branch addresses well status signals that indicate pipeline status cycle cycle basis. Trace information generation controlled selecting trigger resource. Trigger resources include address comparators, counters sequencers. Since trace information compressed software debugger requires static image code being executed. Self-modifying code traced because this restriction.
7.27.3 RealMonitor
RealMonitor configurable software module, developed Inc., which enables real-time debug. lightweight debug monitor that runs background while users debug their foreground application. communicates with host using DCC, which present EmbeddedICE logic. LPC2378 contain specific configuration RealMonitor software programmed into on-chip memory.
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Limiting values
Table Limiting values accordance with Absolute Maximum Rating System (IEC 60134).[1] Symbol VDD(1V8) VDD(3V3) Parameter supply voltage (1.8 supply voltage (3.3 Conditions internal rail core external rail 1.65 -0.5 related pins tolerant pins; only valid when VDD(3V3) supply voltage present other pins Tstg Ptot(pack) supply current ground current storage temperature total power dissipation (per package) based package heat transfer, device power consumption human body model; pins
1.95 +4.6 +4.6 +4.6 +5.1 +6.0
Unit
VDD(DCDC)(3V3) DC-to-DC converter supply voltage (3.3 VDDA Vi(VBAT) Vi(VREF) analog supply voltage input voltage VBAT input voltage VREF analog input voltage input voltage
-0.5 -0.5 -0.5 -0.5
[2][3]
-0.5
VDD(3V3) +125
supply ground
Vesd
electrostatic discharge voltage
-2000
+2000
following applies Limiting values: This product includes circuitry specifically designed protection internal devices from damaging effects excessive static charge. Nonetheless, suggested that conventional precautions taken avoid applying greater than rated maximum. Parameters valid over operating temperature range unless otherwise specified. voltages with respect unless otherwise noted. Including voltage outputs 3-state mode. exceed peak current limited times corresponding maximum current. Dependent package type. Human body model: equivalent discharging capacitor through series resistor.
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Static characteristics
Table Static characteristics Tamb commercial applications, unless otherwise specified. Symbol VDD(1V8) VDD(3V3) VDD(DCDC)(3V3) VDDA Vi(VBAT) Vi(VREF) Parameter supply voltage (1.8 supply voltage (3.3 DC-to-DC converter supply voltage (3.3 analog supply voltage input voltage VBAT input voltage VREF LOW-level input current HIGH-level input current OFF-state output current latch-up current pull-up VDD(3V3); pull-down VDD(3V3); pull-up/down -(0.5VDD(3V3)) (1.5VDD(3V3)); Vhys IOHS input voltage output voltage HIGH-level input voltage LOW-level input voltage hysteresis voltage HIGH-level output voltage LOW-level output voltage HIGH-level output current LOW-level output current HIGH-level short-circuit output current VDD(3V3)
Conditions internal rail core external rail
1.65
Typ[1]
1.95 VDDA
Unit
Standard port pins, RESET, RTCK Ilatch
configured provide digital function output active
[3][4][5]
VDD(3V3)
VDD(3V3)
IOLS
LOW-level short-circuit VDDA output current pull-down current
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table Static characteristics .continued Tamb commercial applications, unless otherwise specified. Symbol Parameter pull-up current Conditions VDD(3V3) IDD(DCDC)act(3V3) active mode DC-to-DC VDD(DCDC)(3V3) converter supply Tamb code current (3.3 while(1){} executed from flash; peripherals enabled; PCLK CCLK CCLK CCLK peripherals enabled; PCLK CCLK CCLK CCLK peripherals enabled; PCLK CCLK CCLK CCLK IDD(DCDC)pd(3V3) power-down mode DC-to-DC converter supply current (3.3 VDD(DCDC)(3V3) Tamb VDD(DCDC)(3V3) Tamb DC-to-DC converter DC-to-DC converter
Typ[1]
Unit
IDD(DCDC)dpd(3V3) deep power-down mode DC-to-DC converter supply current (3.3 IBATact I2C-bus Vhys Oscillator pins Vi(XTAL1) Vo(XTAL2) Vi(RTCX1) input voltage XTAL1 output voltage XTAL2 input voltage RTCX1 active mode battery supply current pins (P0[27] P0[28]) HIGH-level input voltage LOW-level input voltage hysteresis voltage LOW-level output voltage input leakage current
0.7VDD(3V3) IOLS VDD(3V3)
0.3VDD(3V3)
0.5VDD(3V3)
[10]
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table Static characteristics .continued Tamb commercial applications, unless otherwise specified. Symbol Vo(RTCX2) pins VBUS Vth(rs)se OFF-state output current supply voltage differential input sensitivity differential common mode voltage range single-ended receiver switching threshold voltage LOW-level output voltage low-/full-speed HIGH-level output voltage (driven) low-/full-speed transceiver capacitance driver output impedance driver which high-speed capable pull-up resistance |(D+) (D-)| includes range 5.25 Parameter output voltage RTCX2 Conditions Typ[1] Unit
0.18
Ctrans ZDRV
with series resistor; steady state drive
[11]
44.1
SoftConnect
Typical ratings guaranteed. values listed room temperature °C), nominal supply voltages typically fails when Vi(VBAT) drops below Including voltage outputs 3-state mode. VDD(3V3) supply voltages must present. 3-state outputs into 3-state mode when VDD(3V3) grounded. Accounts voltage drop supply lines. Only allowed short time period. Minimum condition maximum condition VBAT.
[10] VSS. [11] Includes external resistors
Table static characteristics VDDA Tamb unless otherwise specified; frequency MHz. Symbol Parameter analog input voltage analog input capacitance differential linearity error
[1][2][3]
Conditions
VDDA
Unit
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table static characteristics .continued VDDA Tamb unless otherwise specified; frequency MHz. Symbol EL(adj) Rvsi Parameter integral non-linearity offset error gain error absolute error voltage source interface resistance
Conditions: VSSA VDDA monotonic, there missing codes. differential linearity error (ED) difference between actual step width ideal step width. Figure integral non-linearity (EL(adj)) peak difference between center steps actual ideal transfer curve after appropriate adjustment gain offset errors. Figure offset error (EO) absolute difference between straight line which fits actual curve straight line which fits ideal curve. Figure gain error (EG) relative difference percent between straight line fitting actual transfer curve after removing offset error, straight line which fits ideal transfer curve. Figure absolute error (ET) maximum difference between center steps actual transfer curve non-calibrated ideal transfer curve. Figure Figure
Conditions
[1][4] [1][5] [1][6] [1][7]
±0.5
Unit
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
offset error 1023
gain error
1022
1021
1020
1019
1018
code
(ideal) 1018 1019 1020 1021 1022 1023 1024
offset error (LSBideal)
VDDA VSSA 1024
002aab136
Example actual transfer curve. ideal transfer curve. Differential linearity error (ED). Integral non-linearity (EL(adj)). Center step actual transfer curve.
characteristics
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
LPC2378
AD0[y]SAMPLE
AD0[y]
Rvsi
VEXT
002aac610
Suggested interface LPC2378 AD0[y]
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Dynamic characteristics
Table Dynamic characteristics pins (full-speed) VDD(3V3),unless otherwise specified. Symbol tFRFM VCRS tFEOPT tFDEOP tJR1 tJR2 tEOPR1 Parameter rise time fall time differential rise fall time matching output signal crossover voltage source interval source jitter differential transition transition receiver jitter next transition receiver jitter paired transitions width receiver must reject EOP; Figure must accept EOP; Figure
Conditions
13.8 13.7 +18.5
Unit
Figure Figure
-18.5
tEOPR2
width receiver
Characterized implemented production test. Guaranteed design.
Table Dynamic characteristics Tamb commercial applications; VDD(3V3) over specified ranges.[1] Symbol External clock fosc Tcy(clk) tCHCX tCLCX tCLCH tCHCL I2C-bus tf(o)
Parameter oscillator frequency clock cycle time clock HIGH time clock time clock rise time clock fall time pins (P0[27] P0[28]) output fall time
Conditions
Tcy(clk) Tcy(clk)
Typ[2]
Unit
Cb[3]
Parameters valid over operating temperature range unless otherwise specified. Typical ratings guaranteed. values listed room temperature °C), nominal supply voltages. capacitance from
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table External memory interface dynamic characteristics Tamb Symbol tCHAV tCHCSL tCHCSH tCHANV Parameter XCLK HIGH address valid time XCLK HIGH time XCLK HIGH HIGH time XCLK HIGH address invalid time address valid time address valid time time memory access time memory access time (initial burst-ROM) memory access time (subsequent burst-ROM) data hold time HIGH HIGH time HIGH address invalid time XCLK HIGH time XCLK HIGH HIGH time address valid time data valid time time time data valid time data valid time HIGH time HIGH time HIGH address invalid time HIGH data invalid time HIGH address invalid time
[2][3]
Conditions
Unit
Common read write cycles
Read cycle parameters tCSLAV tOELAV tCSLOEL tam(ibr) tam(sbr) th(D) tCSHOEH tOEHANV tCHOEL tCHOEH (Tcy(CCLK) WST1)) (-20) (Tcy(CCLK) WST1)) (-20) Tcy(CCLK) (-20)
[2][3]
[2][4]
Write cycle parameters tAVCSL tCSLDV tCSLWEL tCSLBLSL tWELDV tCSLDV tWELWEH tBLSLBLSH tWEHANV tWEHDNV tBLSHANV Tcy(CCLK) Tcy(CCLK) WST2) Tcy(CCLK) WST2) Tcy(CCLK) Tcy(CCLK)) Tcy(CCLK) Tcy(CCLK) WST2) Tcy(CCLK) WST2) Tcy(CCLK)
Tcy(CCLK)) Tcy(CCLK)
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Table External memory interface dynamic characteristics .continued Tamb Symbol tBLSHDNV tCHDV tCHWEL tCHBLSL tCHWEH tCHBLSH tCHDNV Parameter HIGH data invalid time XCLK HIGH data valid time XCLK HIGH time XCLK HIGH time XCLK HIGH HIGH time XCLK HIGH HIGH time XCLK HIGH data invalid time Conditions
Tcy(CCLK))
Unit
Tcy(CCLK))
Except initial access, which case address Tcy(CCLK) earlier. Tcy(CCLK) 1/CCLK. Latest address valid, LOW, data valid. Address valid data valid. Earliest HIGH, HIGH, address change data invalid.
Table
Standard read access specifications frequency setting round integer Memory access time requirement
Access cycle
standard read
WRITE INIT
CCLK WRITE CCLK INIT CCLK
CCLK WRITE CCLK INIT CCLK CCLK
standard write
burst read initial
burst read subsequent
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
10.1 Timing
XCLK tCSLAV tCSHOEH
addr data tCSLOEL tOELAV tCHOEL tCHOEH
002aaa749
th(D)
tOEHANV
External memory read access
XCLK tCSLDV
tAVCSL tWELWEH tBLSLBLSH tWEHANV tCSLBLSL tWELDV tBLSHANV
tCSLWEL BLS/WE
addr tCSLDV data tWEHDNV tBLSHDNV
002aaa750
External memory write access
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
0.45
0.2VDD 0.2VDD tCHCL tCLCX Tcy(clk)
002aaa907
tCHCX tCLCH
External clock timing
tPERIOD crossover point differential data lines
crossover point extended
source width: tFEOPT differential data SEO/EOP skew tPERIOD tFDEOP
receiver width: tEOPR1, tEOPR2
002aab561
Differential data-to-EOP transition skew width
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Application information
11.1 Suggested interface solutions
VDD(3V3)
USB_UP_LED USB_CONNECT
LPC23XX
soft-connect switch
VBUS USB_D+ USB_DVSS
002aac578
USB-B connector
LPC2378 interface self-powered device
VDD(3V3)
LPC23XX
USB_UP_LED VBUS USB_D+ USB_D-
USB-B connector
002aac579
LPC2378 interface bus-powered device
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Package outline
LQFP144: plastic profile quad flat package; leads; body SOT486-1
detail
index
scale
DIMENSIONS original dimensions) UNIT max. 0.15 0.05 1.45 1.35 0.25 0.27 0.17 0.20 0.09 20.1 19.9 20.1 19.9 0.75 0.45 0.08 0.08 D(1) E(1)
22.15 22.15 21.85 21.85
Note Plastic metal protrusions 0.25 maximum side included. OUTLINE VERSION SOT486-1 REFERENCES 136E23 JEDEC MS-026 JEITA EUROPEAN PROJECTION
ISSUE DATE 00-03-14 03-02-20
Package outline SOT486-1 (LQFP144)
LPC2378_1 B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Abbreviations
Table Acronym AMBA EGPIO JTAG RMII UART Acronym list Description Analog-to-Digital Converter Advanced High-performance Advanced Microcontroller Architecture Advanced Peripheral Byte Lane Select BrownOut Detection Controller Area Network Clear Send Digital-to-Analog Converter Debug Communication Channel Direct Memory Access Digital Signal Processing Packet Embedded Trace Macrocell General Purpose Input/Output Joint Test Action Group Media Independent Interface Physical Layer Phase-Locked Loop Pulse Width Modulator Reduced Media Independent Interface Request Send Single Ended Zero Serial Peripheral Interface Synchronous Serial Interface Synchronous Serial Port Transistor-Transistor Logic Universal Asynchronous Receiver/Transmitter Universal Serial
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Revision history
Table Revision history Release date 20061206 Data sheet status Preliminary data sheet Change notice Supersedes Document LPC2378_1
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Legal information
15.1 Data sheet status
Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet
Product status[3] Development Qualification Production
Definition This document contains data from objective specification product development. This document contains data from preliminary specification. This document contains product specification.
Please consult most recently issued document before initiating completing design. term `short data sheet' explained section "Definitions". product status device(s) described this document have changed since this document published differ case multiple devices. latest product status information available Internet http://www.nxp.com.
15.2 Definitions
Draft document draft version only. content still under internal review subject formal approval, which result modifications additions. Semiconductors does give representations warranties accuracy completeness information included herein shall have liability consequences such information. Short data sheet short data sheet extract from full data sheet with same product type number(s) title. short data sheet intended quick reference only should relied upon contain detailed full information. detailed full information relevant full data sheet, which available request local Semiconductors sales office. case inconsistency conflict with short data sheet, full data sheet shall prevail.
Semiconductors accepts liability inclusion and/or Semiconductors products such equipment applications therefore such inclusion and/or customer's risk. Applications Applications that described herein these products illustrative purposes only. Semiconductors makes representation warranty that such applications will suitable specified without further testing modification. Limiting values Stress above more limiting values defined Absolute Maximum Ratings System 60134) cause permanent damage device. Limiting values stress ratings only operation device these other conditions above those given Characteristics sections this document implied. Exposure limiting values extended periods affect device reliability. Terms conditions sale Semiconductors products sold subject general terms conditions commercial sale, published including those pertaining warranty, intellectual property rights infringement limitation liability, unless explicitly otherwise agreed writing Semiconductors. case inconsistency conflict between information this document such terms conditions, latter will prevail. offer sell license Nothing this document interpreted construed offer sell products that open acceptance grant, conveyance implication license under copyrights, patents other industrial intellectual property rights.
15.3 Disclaimers
General Information this document believed accurate reliable. However, Semiconductors does give representations warranties, expressed implied, accuracy completeness such information shall have liability consequences such information. Right make changes Semiconductors reserves right make changes information published this document, including without limitation specifications product descriptions, time without notice. This document supersedes replaces information supplied prior publication hereof. Suitability Semiconductors products designed, authorized warranted suitable medical, military, aircraft, space life support equipment, applications where failure malfunction Semiconductors product reasonably expected result personal injury, death severe property environmental damage.
15.4 Trademarks
Notice: referenced brands, product names, service names trademarks property their respective owners. I2C-bus logo trademark B.V. SoftConnect trademark B.V. GoodLink trademark B.V.
Contact information
additional information, please visit: http://www.nxp.com sales office addresses, send email salesaddresses@nxp.com
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
Contents
General description Features Applications Ordering information Ordering options Block diagram Pinning information Pinning description Functional description Architectural overview. On-chip flash programming memory On-chip SRAM Memory map. Interrupt controller 7.5.1 Interrupt sources. connect block External memory controller. 7.7.1 Features General purpose controller 7.8.1 Features Fast general purpose parallel 7.9.1 Features 7.10 Ethernet 7.10.1 Features 7.11 interface 7.11.1 device controller 7.11.1.1 Features 7.12 controller acceptance filters 7.12.1 Features 7.13 10-bit 7.13.1 Features 7.14 10-bit 7.14.1 Features 7.15 UARTs 7.15.1 Features 7.16 serial controller. 7.16.1 Features 7.17 serial controller 7.17.1 Features 7.18 SD/MMC card interface 7.18.1 Features 7.19 I2C-bus serial controllers. 7.19.1 Features 7.20 I2S-bus serial controllers 7.20.1 Features 7.21 General purpose 32-bit timers/external event counters 7.21.1 Features 7.22 Pulse width modulator 7.22.1 Features 7.23 Watchdog timer 7.23.1 Features 7.24 battery 7.24.1 Features 7.25 Clocking power control 7.25.1 Crystal oscillators 7.25.1.1 Internal oscillator 7.25.1.2 Main oscillator 7.25.1.3 oscillator. 7.25.2 PLL. 7.25.3 Wake-up timer 7.25.4 Power control 7.25.4.1 Idle mode 7.25.4.2 Sleep mode 7.25.4.3 Power-down mode 7.25.4.4 Deep power-down mode 7.25.4.5 Power domains. 7.26 System control 7.26.1 Reset 7.26.2 Brownout detection 7.26.3 Code security 7.26.4 7.26.5 External interrupt inputs 7.26.6 Memory mapping control 7.27 Emulation debugging. 7.27.1 EmbeddedICE 7.27.2 Embedded trace. 7.27.3 RealMonitor Limiting values Static characteristics Dynamic characteristics 10.1 Timing Application information 11.1 Suggested interface solutions Package outline Abbreviations Revision history Legal information 15.1 Data sheet status 15.2 Definitions 15.3 Disclaimers.
continued
LPC2378_1
B.V. 2006. rights reserved.
Preliminary data sheet
Rev. December 2006
Semiconductors
LPC2378
Fast communication chip
15.4
Trademarks Contact information. Contents
Please aware that important notices concerning this document product(s) described herein, have been included section `Legal information'.
B.V. 2006.
rights reserved.
more information, please visit: http://www.nxp.com sales office addresses, please send email salesaddresses@nxp.com Date release: December 2006 Document identifier: LPC2378_1
Other recent searches
SL15300 - SL15300 SL15300 Datasheet
RUF020N02 - RUF020N02 RUF020N02 Datasheet
LPS40 - LPS40 LPS40 Datasheet
HV892 - HV892 HV892 Datasheet
bq2013H - bq2013H bq2013H Datasheet
ADuM1400 - ADuM1400 ADuM1400 Datasheet
ADuM1401 - ADuM1401 ADuM1401 Datasheet
ADuM1402 - ADuM1402 ADuM1402 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
