ADCs integrated into package 93.5 power channel MSPS Nyquist) Excellen
|
|
|
Top Searches for this datasheet
Octal, 14-Bit, MSPS Serial LVDS Converter AD9252
ADCs integrated into package 93.5 power channel MSPS Nyquist) Excellent linearity ±0.4 (typical) ±1.5 (typical) Serial LVDS (ANSI-644, default) power reduced signal option, IEEE 1596.3 similar Data frame clock outputs MHz, full power analog bandwidth input voltage range supply operation Serial port control Full-chip individual-channel power-down modes Flexible orientation Built-in custom digital test pattern generation Programmable clock data alignment Programmable output resolution Standby mode
AVDD PDWN DRVDD DRGND
AD9252
VIN+A VIN-A VIN+B VIN-B VIN+C VIN-C VIN+D VIN-D VIN+E VIN-E VIN+F VIN-F VIN+G VIN-G VIN+H VIN-H VREF SENSE 0.5V REFT REFB SELECT SERIAL PORT INTERFACE
SERIAL LVDS SERIAL LVDS SERIAL LVDS SERIAL LVDS SERIAL LVDS SERIAL LVDS SERIAL LVDS SERIAL LVDS
APPLICATIONS
Medical imaging nondestructive ultrasound Portable ultrasound digital beam forming systems Quadrature radio receivers Diversity radio receivers Tape drives Optical networking Test equipment
FCO+ DATA RATE MULTIPLIER FCO- DCO+ DCO-
06296-001
RBIAS
AGND
SDIO/
SCLK/
CLK+
CLK-
Figure
GENERAL DESCRIPTION
AD9252 octal, 14-bit, MSPS analog-to-digital converter (ADC) with on-chip sample-and-hold circuit that designed cost, power, small size, ease use. product operates conversion rate MSPS optimized outstanding dynamic performance power applications where small package size critical. requires single power supply LVPECL-/ CMOS-/LVDS-compatible sample rate clock full performance operation. external reference driver components required many applications. automatically multiplies sample rate clock appropriate LVDS serial data rate. data clock (DCO) capturing data output frame clock (FCO) signaling output byte provided. Individual channel power-down supported typically consumes less than when channels disabled.
Rev.
Information furnished Analog Devices believed accurate reliable. However, responsibility assumed Analog Devices use, infringements patents other rights third parties that result from use. Specifications subject change without notice. license granted implication otherwise under patent patent rights Analog Devices. Trademarks registered trademarks property their respective owners.
contains several features designed maximize flexibility minimize system cost, such programmable clock data alignment programmable digital test pattern generation. available digital test patterns include built-in deterministic pseudorandom patterns, along with custom userdefined test patterns entered serial port interface (SPI®). AD9252 available Pb-free, 64-lead LFCSP package. specified over industrial temperature range -40°C +85°C.
PRODUCT HIGHLIGHTS
Small Footprint. Eight ADCs contained small, spacesaving package; power 93.5 mW/channel MSPS. Ease Use. data clock output (DCO) operates supports double data rate operation (DDR). User Flexibility. Serial port interface (SPI) control offers wide range flexible features meet specific system requirements. Pin-Compatible Family. This includes AD9212 (10-bit), AD9222 (12-bit).
Technology Way, P.O. 9106, Norwood, 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2006 Analog Devices, Inc. rights reserved.
AD9252 TABLE CONTENTS
Features Applications. General Description Functional Block Diagram Product Highlights Revision History Specifications. Specifications. Digital Specifications Switching Specifications Timing Diagrams. Absolute Maximum Ratings. Thermal Impedance Caution. Configuration Function Descriptions. Equivalent Circuits Typical Performance Characteristics Theory Operation Analog Input Considerations Clock Input Considerations. Serial Port Interface (SPI). Hardware Interface. Memory Reading Memory Table. Reserved Locations Default Values Logic Levels. Evaluation Board Power Supplies. Input Signals. Output Signals Default Operation Jumper Selection Settings. Alternative Analog Input Drive Configuration. Outline Dimensions Ordering Guide
REVISION HISTORY
10/06-Revision Initial Version
Rev. Page
AD9252 SPECIFICATIONS
AVDD DRVDD differential input, internal reference, -0.5 dBFS, unless otherwise noted. Table
Parameter RESOLUTION ACCURACY Missing Codes Offset Error Offset Matching Gain Error Gain Matching Differential Nonlinearity (DNL) Integral Nonlinearity (INL) TEMPERATURE DRIFT Offset Error Gain Error Reference Voltage Mode) REFERENCE Output Voltage Error (VREF Load Regulation (VREF Input Resistance ANALOG INPUTS Differential Input Voltage Range (VREF Common-Mode Voltage Differential Input Capacitance Analog Bandwidth, Full Power POWER SUPPLY AVDD DRVDD IAVDD IDRVDD Total Power Dissipation (Including Output Drivers) Power-Down Dissipation Standby Dissipation CROSSTALK CROSSTALK (Overrange Condition)
Temperature
AD9252-50
Unit Bits
Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full
Guaranteed ±1.5 ±0.3 ±0.4 ±1.5 AVDD/2 55.5
±2.5 ±0.7
ppm/°C ppm/°C ppm/°C
373.4
AN-835 Application Note, Understanding High Speed Testing Evaluation, complete definitions these tests were completed. controlled SPI. Overrange condition specific with full-scale input range.
Rev. Page
AD9252
SPECIFICATIONS
AVDD DRVDD differential input, internal reference, -0.5 dBFS, unless otherwise noted. Table
Parameter SIGNAL-TO-NOISE RATIO (SNR) Temperature Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full Full 25°C 25°C AD9252-50 73.2 72.7 72.5 70.2 72.2 70.5 11.87 11.5 11.84 11.79 11.5 80.0 80.0 Unit Bits Bits Bits Bits
SIGNAL-TO-NOISE DISTORTION RATIO (SINAD)
EFFECTIVE NUMBER BITS (ENOB)
SPURIOUS-FREE DYNAMIC RANGE (SFDR)
WORST HARMONIC (Second Third)
WORST OTHER (Excluding Second Third)
TWO-TONE INTERMODULATION DISTORTION (IMD)- AIN1 AIN2 -7.0 dBFS
19.7 19.7 19.7 19.7 19.7 19.7 fIN1 MHz, fIN2 fIN1 MHz, fIN2
AN-835 Application Note, Understanding High Speed Testing Evaluation, complete definitions these tests were completed.
Rev. Page
AD9252
DIGITAL SPECIFICATIONS
AVDD DRVDD differential input, internal reference, -0.5 dBFS, unless otherwise noted. Table
Parameter CLOCK INPUTS (CLK+, CLK-) Logic Compliance Differential Input Voltage Input Common-Mode Voltage Input Resistance (Differential) Input Capacitance LOGIC INPUTS (PDWN, SCLK/DTP) Logic Voltage Logic Voltage Input Resistance Input Capacitance LOGIC INPUT (CSB) Logic Voltage Logic Voltage Input Resistance Input Capacitance LOGIC INPUT (SDIO/ODM) Logic Voltage Logic Voltage Input Resistance Input Capacitance LOGIC OUTPUT (SDIO/ODM)3 Logic Voltage (IOH Logic Voltage (IOL DIGITAL OUTPUTS (D+, D-), (ANSI-644) Logic Compliance Differential Output Voltage (VOD) Output Offset Voltage (VOS) Output Coding (Default) DIGITAL OUTPUTS (D+, D-), (Low Power, Reduced Signal Option) Logic Compliance Differential Output Voltage (VOD) Output Offset Voltage (VOS) Output Coding (Default)
Temperature
AD9252-50 CMOS/LVDS/LVPECL
Unit
Full Full 25°C 25°C Full Full 25°C 25°C Full Full 25°C 25°C Full Full 25°C 25°C Full Full
1.79 0.05 LVDS DRVDD
Full Full
1.125
1.375 Offset binary
LVDS Full Full 1.10 1.30 Offset binary
AN-835 Application Note, Understanding High Speed Testing Evaluation, complete definitions these tests were completed. This specified LVDS LVPECL only. This specified SDIO pins sharing same connection.
Rev. Page
AD9252
SWITCHING SPECIFICATIONS
AVDD DRVDD differential input, internal reference, -0.5 dBFS, unless otherwise noted. Table
AD9252-50 Parameter CLOCK Maximum Clock Rate Minimum Clock Rate Clock Pulse Width High (tEH) Clock Pulse Width (tEL) OUTPUT PARAMETERS2, Propagation Delay (tPD) Rise Time (tR) (20% 80%) Fall Time (tF) (20% 80%) Propagation Delay (tFCO) Propagation Delay (tCPD) Data Delay (tDATA)4 Delay (tFRAME)4 Data Data Skew (tDATA-MAX tDATA-MIN) Wake-Up Time (Standby) Wake-Up Time (Power-Down) Pipeline Latency APERTURE Aperture Delay (tA) Aperture Uncertainty (Jitter) Out-of-Range Recovery Time Temp Full Full Full Full Full Full Full Full Full Full Full Full 25°C 25°C Full 10.0 10.0 tFCO (tSAMPLE/28) (tSAMPLE/28) (tSAMPLE/28) Unit MSPS MSPS cycles cycles
(tSAMPLE/28) (tSAMPLE/28)
(tSAMPLE/28) (tSAMPLE/28) ±200
25°C 25°C 25°C
AN-835 Application Note, Understanding High Speed Testing Evaluation, complete definitions these tests were completed. adjusted interface. Measurements were made using part soldered material. tSAMPLE/28 based number bits divided because delays based half duty cycles.
Rev. Page
AD9252 TIMING DIAGRAMS
CLK-
CLK+
tCPD
DCO-
DCO+
tFCO
FCO-
tFRAME
FCO+
tDATA
06296-003
Figure 14-Bit Data Serial Stream (Default)
CLK-
CLK+
tCPD
DCO-
DCO+
tFCO
FCO-
tFRAME
FCO+
tDATA
Figure 12-Bit Data Serial Stream
Rev. Page
06296-002
AD9252
CLK-
CLK+
tCPD
DCO-
DCO+
tFCO
FCO-
tFRAME
FCO+
tDATA
06296-004
Figure 14-Bit Data Serial Stream, First
Rev. Page
AD9252 ABSOLUTE MAXIMUM RATINGS
Table
Parameter ELECTRICAL AVDD DRVDD AGND AVDD Digital Outputs (D+, DCO+, DCO-, FCO+, FCO-) CLK+, CLK- VIN+, VIN- SDIO/ODM PDWN, SCLK/DTP, REFT, REFB, RBIAS VREF, SENSE ENVIRONMENTAL Operating Temperature Range (Ambient) Maximum Junction Temperature Lead Temperature (Soldering, sec) Storage Temperature Range (Ambient) With Respect AGND DRGND DRGND DRVDD DRGND Rating -0.3 +2.0 -0.3 +2.0 -0.3 +0.3 -2.0 +2.0 -0.3 +2.0
THERMAL IMPEDANCE
Table
Flow Velocity (m/s)
17.7°C/W 15.5°C/W 13.9°C/W
8.7°C/W
0.6°C/W
4-layer with solid ground plane (simulated). Exposed soldered PCB.
AGND AGND AGND AGND AGND AGND
-0.3 +3.9 -0.3 +2.0 -0.3 +2.0 -0.3 +3.9 -0.3 +2.0 -0.3 +2.0 -40°C +85°C 150°C 300°C -65°C +150°C
CAUTION
Stresses above those listed under Absolute Maximum Ratings cause permanent damage device. This stress rating only; functional operation device these other conditions above those indicated operational section this specification implied. Exposure absolute maximum rating conditions extended periods affect device reliability.
Rev. Page
AD9252 CONFIGURATION FUNCTION DESCRIPTIONS
INDICATOR
VIN+F VIN-F AVDD VIN-E VIN+E AVDD REFT REFB VREF SENSE RBIAS VIN+D VIN-D AVDD VIN-C VIN+C
AVDD VIN+G VIN-G AVDD VIN-H VIN+H AVDD AVDD CLK- CLK+ AVDD AVDD DRGND DRVDD
EXPOSED PADDLE, (BOTTOM PACKAGE)
AD9252
VIEW (Not Scale)
AVDD VIN+B VIN-B AVDD VIN-A VIN+A AVDD PDWN SDIO/ODM SCLK/DTP AVDD DRGND DRVDD
Table Function Descriptions
Mnemonic AGND AVDD Description Analog Ground (Exposed Paddle) Analog Supply
DRGND DRVDD VIN+G VIN-G VIN-H VIN+H CLK- CLK+ DCO- DCO+ FCO- FCO+
Digital Output Driver Ground Digital Output Driver Supply Analog Input-True Analog Input-Complement Analog Input-Complement Analog Input-True Input Clock-Complement Input Clock-True Digital Output-Complement True Digital Output-True Digital Output-Complement True Digital Output-True Digital Output-Complement True Digital Output-True Digital Output-Complement True Digital Output-True Data Clock Digital Output-Complement Data Clock Digital Output-True Frame Clock Digital Output-Complement Frame Clock Digital Output-True Digital Output-Complement True Digital Output-True Digital Output-Complement True Digital Output-True Digital Output-Complement True Digital Output-True
Rev. Page
DCO- DCO+ FCO- FCO+
Figure 64-Lead LFCSP View
06296-005
AD9252
Mnemonic SCLK/DTP SDIO/ODM PDWN VIN+A VIN-A VIN-B VIN+B VIN+C VIN-C VIN-D VIN+D RBIAS SENSE VREF REFB REFT VIN+E VIN-E VIN-F VIN+F Description Digital Output-Complement True Digital Output-True Serial Clock/Digital Test Pattern Serial Data Input-Output/Output Driver Mode Chip Select Power Down Analog Input-True Analog Input-Complement Analog Input-Complement Analog Input-True Analog Input-True Analog Input-Complement Analog Input-Complement Analog Input-True External Resistor Internal Core Bias Current Reference Mode Selection Voltage Reference Input/Output Differential Reference (Negative) Differential Reference (Positive) Analog Input-True Analog Input-Complement Analog Input-Complement Analog Input-True
Rev. Page
AD9252 EQUIVALENT CIRCUITS
DRVDD
06296-006
DRGND
Figure Equivalent Analog Input Circuit
Figure Equivalent Digital Output Circuit
1.25V
SCLK/DTP PDWN
06296-007
06296-009
Figure Equivalent Clock Input Circuit
Figure Equivalent SCLK/DTP PDWN Input Circuit
RBIAS
SDIO/ODM
06296-008
Figure Equivalent SDIO/ODM Input Circuit
Figure Equivalent RBIAS Circuit
Rev. Page
06296-011
06296-010
AD9252
AVDD
VREF
06296-012
Figure Equivalent Input Circuit
Figure Equivalent VREF Circuit
SENSE
Figure Equivalent SENSE Circuit
06296-013
Rev. Page
06296-014
AD9252 TYPICAL PERFORMANCE CHARACTERISTICS
-0.5dBFS 73.71dB ENOB 11.95 BITS SFDR 85.86dBc
AMPLITUDE (dBFS)
-0.5dBFS 71.16dB ENOB 11.53 BITS SFDR 72.92dBc
AMPLITUDE (dBFS)
-100
-100
06296-048
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure Single-Tone with MHz, fSAMPLE MSPS
Figure Single-Tone with MHz, fSAMPLE MSPS
-0.5dBFS 72.98dB ENOB 11.83 BITS SFDR 83.8dBc
SFDR
AMPLITUDE (dBFS)
SNR/SFDR (dB)
-100
06296-049
FREQUENCY (MHz)
ENCODE (MSPS)
Figure Single-Tone with MHz, fSAMPLE MSPS
Figure SNR/SFDR fSAMPLE, 10.3 MHz, fSAMPLE MSPS
-0.5dBFS 72.36dB ENOB 11.73 BITS SFDR 86.21dBc
SFDR
AMPLITUDE (dBFS)
SNR/SFDR (dB)
-100
06296-050
FREQUENCY (MHz)
ENCODE (MSPS)
Figure Single-Tone with MHz, fSAMPLE MSPS
Rev. Page
Figure SNR/SFDR fSAMPLE, 19.7 MHz, fSAMPLE MSPS
06296-040
-120
06296-039
-120
06296-051
-120
-120
AD9252
SFDR
AMPLITUDE (dBFS)
06296-041
AIN1 AIN2 -7dBFS SFDR 83.64dB IMD2 95.57dBc IMD3 84.26dBc
SNR/SFDR (dB)
80dB REFERENCE
-100
ANALOG INPUT LEVEL (dBFS)
-120
FREQUENCY (MHz)
Figure SNR/SFDR Analog Input Level, 10.3 MHz, fSAMPLE MSPS
Figure Two-Tone with fIN1 fIN2 MHz, fSAMPLE MSPS
SFDR
SNR/SFDR (dB)
SFDR
SNR/SFDR (dB)
80dB REFERENCE
06296-042
ANALOG INPUT LEVEL (dBFS)
ANALOG INPUT FREQUENCY (MHz)
1000
Figure SNR/SFDR Analog Input Level, 19.7 MHz, fSAMPLE MSPS
Figure SNR/SFDR fIN, fSAMPLE MSPS
AIN1 AIN2 -7dBFS SFDR 86.27dB IMD2 97.82dBc IMD3 86.13dBc
SFDR
AMPLITUDE (dBFS)
SINAD/SFDR (dB)
SINAD
-100
06296-043
FREQUENCY (MHz)
TEMPERATURE (°C)
Figure Two-Tone with fIN1 fIN2 MHz, fSAMPLE MSPS
Figure SINAD/SFDR Temperature, 19.7 MHz, fSAMPLE MSPS
Rev. Page
06296-046
-120
06296-045
06296-044
AD9252
1.047LSB
NUMBER HITS (Millions)
(LSB)
-0.5 -1.0 -1.5 -2.0
06296-053
2000
4000
6000
8000 CODE
10000 12000 14000 16000
CODE
Figure INL, MHz, fSAMPLE MSPS
Figure Input-Referred Noise Histogram, fSAMPLE MSPS
62.5dB NOTCH 18.0MHz NOTCH WIDTH 2.3MHz
AMPLITUDE (dBFS)
(LSB)
-0.2 -0.4 -0.6 -0.8 2000 4000 6000 8000 CODE 10000 12000 14000 16000
06296-052
-100
FREQUENCY (MHz)
Figure DNL, MHz, fSAMPLE MSPS
Figure Noise Power Ratio (NPR), fSAMPLE MSPS
AMPLITUDE (dBFS)
-3dB BANDWIDTH 325MHz
CMRR (dB)
06296-055
FREQUENCY (MHz)
FREQUENCY (MHz)
Figure CMRR Frequency, fSAMPLE MSPS
Figure Full Power Bandwidth Frequency, fSAMPLE MSPS
Rev. Page
06296-037
06296-038
-1.0
-120
06296-054
AD9252 THEORY OPERATION
AD9252 architecture consists pipelined that divided into three sections: 4-bit first stage followed eight 1.5-bit stages final 3-bit flash. Each stage provides sufficient overlap correct flash errors preceding stages. quantized outputs from each stage combined into final 14-bit result digital correction logic. pipelined architecture permits first stage operate input sample while remaining stages operate preceding samples. Sampling occurs rising edge clock. Each stage pipeline, excluding last, consists resolution flash connected switched-capacitor interstage residue amplifier (MDAC). residue amplifier magnifies difference between reconstructed output flash input next stage pipeline. redundancy used each stage facilitate digital correction flash errors. last stage simply consists flash ADC. output staging block aligns data, carries error correction, passes data output buffers. data then serialized aligned frame output clock. realizing maximum bandwidth ADC. Such low-Q inductors ferrite beads required when driving converter front high frequencies. Either shunt capacitor single-ended capacitors placed inputs provide matching passive network. This ultimately creates low-pass filter input limit unwanted broadband noise. AN-742 Application Note, AN-827 Application Note, Analog Dialogue article "Transformer-Coupled Front-End Wideband Converters" more information this subject. general, precise values depend application. analog inputs AD9252 internally dc-biased. ac-coupled applications, user must provide this bias externally. Setting device that AVDD/2 recommended optimum performance, device function over wider range with reasonable performance, shown Figure Figure
SFDR (dBc)
ANALOG INPUT CONSIDERATIONS
analog input AD9252 differential switched-capacitor circuit designed processing differential input signals. input support wide common-mode range maintain excellent performance. input common-mode voltage midsupply minimizes signal-dependent errors provides optimum performance.
SNR/SFDR (dB)
(dB)
CPAR
VIN+
ANALOG INPUT COMMON-MODE VOLTAGE
CSAMPLE
Figure SNR/SFDR Common-Mode Voltage, MHz, fSAMPLE MSPS
CSAMPLE
VIN-
CPAR
06296-017
SFDR (dBc)
Figure Switched-Capacitor Input Circuit
SNR/SFDR (dB)
(dB)
clock signal alternately switches input circuit between sample mode hold mode (see Figure 33). When input circuit switched into sample mode, signal source must capable charging sample capacitors settling within one-half clock cycle. small resistor series with each input help reduce peak transient current injected from output stage driving source. addition, low-Q inductors ferrite beads placed each input reduce high differential capacitance seen analog inputs, thus
ANALOG INPUT COMMON-MODE VOLTAGE
Figure SNR/SFDR Common-Mode Voltage, MHz, fSAMPLE MSPS
Rev. Page
06296-057
06296-056
AD9252
best dynamic performance, source impedances driving VIN+ VIN- should matched such that common-mode settling errors symmetrical. These errors reduced common-mode rejection ADC. internal reference buffer creates positive negative reference voltages, REFT REFB, respectively, that define span core. output common mode reference buffer midsupply, REFT REFB voltages span defined REFT (AVDD VREF) REFB (AVDD VREF) Span (REFT REFB) VREF seen from these equations that REFT REFB voltages symmetrical about midsupply voltage and, definition, input span twice value VREF voltage. Maximum performance always achieved setting largest span differential configuration. case AD9252, largest input span available p-p.
ADT1-1WT RATIO VIN+
49.9 AVDD
CDIFF1
AD9252
VIN- AGND
DIFF
OPTIONAL.
Figure Differential Transformer-Coupled Configuration Baseband Applications
16nH ADT1-1WT 0.1F RATIO 16nH 16nH AVDD
06296-019
2.2pF
VIN+
AD9252
VIN-
0.1F
Differential Input Configurations
There several ways which drive AD9252 either actively passively. either case, optimum performance achieved driving analog input differentially. example using AD8334 differential driver. provides excellent performance flexible interface (see Figure baseband applications. This configuration common medical ultrasound systems. However, noise performance most amplifiers adequate achieve true performance AD9252. applications where parameter, differential transformer coupling recommended input configuration. examples shown Figure Figure configuration, value shunt capacitor, dependent input frequency need reduced removed.
Figure Differential Transformer-Coupled Configuration Applications
Single-Ended Input Configuration
single-ended input provide adequate performance cost-sensitive applications. this configuration, SFDR distortion performance degrade large input commonmode swing. application requires single-ended input configuration, ensure that source impedances each input well matched order achieve best possible performance. full-scale input still applied ADC's VIN+ while VIN- terminated. Figure details typical single-ended input configuration.
AVDD 49.9 0.1µF AVDD 0.1µF
DIFF OPTIONAL.
VIN+
CDIFF1
AD9252
VIN-
06296-020
Figure Single-Ended Input Configuration
0.1F
0.1F 120nH 22pF
0.1F 1.0k 1.0k
AD8334
VIN+
AD9252
VIN-
06296-021
0.1F
VREF
0.1F 0.1F
18nF
0.1F
Figure Differential Input Configuration Using AD8334
Rev. Page
06296-018
0.1F
AD9252
CLOCK INPUT CONSIDERATIONS
optimum performance, AD9252 sample clock inputs (CLK+ CLK-) should clocked with differential signal. This signal typically ac-coupled into CLK+ CLK- pins transformer capacitors. These pins biased internally require additional bias. Figure shows preferred method clocking AD9252. jitter clock source converted from single-ended differential using transformer. back-to-back Schottky diodes across secondary transformer limit clock excursions into AD9252 approximately differential. This helps prevent large voltage swings clock from feeding through other portions AD9252 preserves fast rise fall times signal, which critical jitter performance.
MINI-CIRCUITS ADT1-1WT, 1:1Z 0.1µF XFMR 0.1µF 0.1µF SCHOTTKY DIODES: HSM2812
some applications, acceptable drive sample clock inputs with single-ended CMOS signal. such applications, CLK+ should directly driven from CMOS gate, CLK- should bypassed ground with capacitor parallel with resistor (see Figure 43). Although CLK+ input circuit supply AVDD (1.8 this input designed withstand input voltages making selection drive logic voltage very flexible.
0.1µF CLOCK INPUT
AD9510/AD9511/ AD9512/AD9513/ AD9514/AD9515
OPTIONAL 0.1µF
CMOS DRIVER
CLK+
0.1µF
AD9252
CLK-
06296-025
0.1µF
RESISTOR OPTIONAL.
Figure Single-Ended CMOS Sample Clock
CLK+
0.1µF CLOCK INPUT
AD9252
06296-022
CLK-
CLOCK INPUT
0.1µF
AD9510/AD9511/ AD9512/AD9513/ AD9514/AD9515
OPTIONAL 0.1µF
CMOS DRIVER
CLK+
Figure Transformer-Coupled Differential Clock
0.1µF
0.1µF
AD9252
06296-026
CLK-
jitter clock available, another option ac-couple differential PECL signal sample clock input pins shown Figure AD9515 family clock drivers offers excellent jitter performance.
AD9510/AD9511/ AD9512/AD9513/ AD9514/AD9515
CLOCK INPUT 0.1µF PECL DRIVER OPTIONAL.
06296-023
RESISTOR OPTIONAL.
Figure Single-Ended CMOS Sample Clock
Clock Duty Cycle Considerations
Typical high speed ADCs both clock edges generate variety internal timing signals. result, these ADCs sensitive clock duty cycle. Commonly, tolerance required clock duty cycle maintain dynamic performance characteristics. AD9252 contains duty cycle stabilizer (DCS) that retimes nonsampling edge, providing internal clock signal with nominal duty cycle. This allows wide range clock input duty cycles without affecting performance AD9252. When noise distortion performance nearly flat wide range duty cycles. However, some applications require function off. keep mind that dynamic range performance affected when operated this mode. Memory section more details using this feature. duty cycle stabilizer uses delay-locked loop (DLL) create nonsampling edge. result, changes sampling frequency require approximately eight clock cycles allow acquire lock rate.
0.1µF CLK+ 0.1µF
CLOCK INPUT
0.1µF
AD9252
CLK-
RESISTORS
Figure Differential PECL Sample Clock
AD9510/AD9511/ AD9512/AD9513/ AD9514/AD9515
0.1µF LVDS DRIVER
06296-024
CLOCK INPUT
0.1µF
CLK+ 0.1µF
CLOCK INPUT
0.1µF
AD9252
CLK-
RESISTORS OPTIONAL.
Figure Differential LVDS Sample Clock
Rev. Page
AD9252
Clock Jitter Considerations
High speed, high resolution ADCs sensitive quality clock input. degradation given input frequency (fA) only aperture jitter (tJ) calculated degradation [1/2 this equation, aperture jitter represents root mean square jitter sources, including clock input, analog input signal, aperture jitter specifications. undersampling applications particularly sensitive jitter (see Figure 45).
CURRENT
Power Dissipation Power-Down Mode
shown Figure power dissipated AD9252 proportional sample rate. digital power dissipation does vary much because determined primarily DRVDD supply bias current LVDS output drivers.
0.40 0.35 0.30 AVDD CURRENT 0.25 0.20 0.15 0.10 0.05 DRVDD CURRENT 0.55 0.70 0.80
0.75
Refer AN-501 Application Note AN-756 Application Note more in-depth information about jitter performance relates ADCs (visit www.analog.com).
BITS BITS BITS BITS BITS 0.125ps 0.25ps 0.5ps 1.0ps 2.0ps ANALOG INPUT FREQUENCY (MHz) 1000
06296-015
ENCODE (MSPS)
Figure Supply Current fSAMPLE 10.3 MHz, fSAMPLE MSPS
CLOCK JITTER REQUIREMENT
(dB)
Figure Ideal Input Frequency Jitter
Rev. Page
06296-062
clock input should treated analog signal cases where aperture jitter affect dynamic range AD9252. Power supplies clock drivers should separated from output driver supplies avoid modulating clock signal with digital noise. jitter, crystal-controlled oscillators make best clock sources. clock generated from another type source gating, dividing, other methods), should retimed original clock last step.
TOTAL POWER
0.65
0.60
0.50
POWER
AD9252
asserting PDWN high, AD9252 placed power-down mode. this state, typically dissipates During power-down, LVDS output drivers placed high impedance state. AD9252 returns normal operating mode when PDWN pulled low. This both tolerant. power-down mode, power dissipation achieved shutting down reference, reference buffer, PLL, biasing networks. decoupling capacitors REFT REFB discharged when entering power-down mode must recharged when returning normal operation. result, wake-up time related time spent power-down mode; shorter cycles result proportionally shorter wake-up times. With recommended decoupling capacitors REFT REFB, takes approximately fully discharge reference buffer decoupling capacitors restore full operation. There number other power-down options available when using port interface. user individually power down each channel entire device into standby mode. This allows user keep internal powered when fast wake-up times (~600 required. Memory section more details using these features. termination resistor placed close receiver possible. far-end receiver termination poor differential trace routing result timing errors. recommended that trace length longer than inches that differential output traces kept close together equal lengths. example data stream with proper trace length position found Figure
Figure LVDS Output Timing Example ANSI Mode (Default)
Digital Outputs Timing
AD9252 differential outputs conform ANSI-644 LVDS standard default power-up. This changed power, reduced signal option similar IEEE 1596.3 standard using SDIO/ODM SPI. This LVDS standard further reduce overall power dissipation device approximately SDIO/ODM section Table Memory section more information. LVDS driver current derived on-chip sets output current each output equal nominal differential termination resistor placed LVDS receiver inputs results nominal swing receiver. AD9252 LVDS outputs facilitate interfacing with LVDS receivers custom ASICs FPGAs that have LVDS capability superior switching performance noisy environments. Single point-to-point topologies recommended with
example LVDS output using ANSI standard (default) data time interval error (TIE) jitter histogram with trace lengths less than inches regular FR-4 material shown Figure Figure shows example when trace lengths exceed inches regular FR-4 material. Notice that jitter histogram reflects decrease data opening edge deviates from ideal position. user determine waveforms meet timing budget design when trace lengths exceed inches. Additional options allow user further increase internal termination (increasing current) eight outputs order drive longer trace lengths (see Figure 50). Even though this produces sharper rise fall times data edges less prone errors, power dissipation DRVDD supply increases when this option used. Also notice Figure that histogram improved. cases that require increased driver strength outputs because load mismatch, Register allows user increase drive strength this, appropriate Register Note that this feature cannot used with Register will take precedence over this feature. Memory section more details.
Rev. Page
06296-027
500mV/DIV 500mV/DIV 500mV/DIV DATA
5.0ns/DIV
AD9252
-100 -200 -300 -400 -500 -1.5ns -1.0ns -0.5ns 0.5ns 1.0ns 1.5ns
DIAGRAM VOLTAGE (mV)
EYE: BITS
ULS: 12071/12071
-100 -200 -300 -400 -1.5ns
EYE: BITS
ULS: 12072/12072
DIAGRAM VOLTAGE (mV)
-1.0ns
-0.5ns
0.5ns
1.0ns
1.5ns
06296-030
JITTER HISTOGRAM (Hits)
JITTER HISTOGRAM (Hits)
-150ps
06296-029
-150ps
-100ps
-50ps
50ps
100ps
150ps
-100ps
-50ps
50ps
100ps
150ps
Figure Data LVDS Outputs ANSI Mode with Trace Lengths Less than Inches Standard FR-4
DIAGRAM VOLTAGE (mV)
Figure Data LVDS Outputs ANSI Mode with Termination Trace Lengths Greater than Inches Standard FR-4
EYE: BITS
ULS: 12067/12067
-100 -200 -300 -400 -500 -1.5ns -1.0ns -0.5ns 0.5ns 1.0ns 1.5ns
format output data offset binary default. example output coding format found Table desired change output data format twos complement, Memory section. Table Digital Output Coding
Code 16383 8192 8191 (VIN+) (VIN-), Input Span +1.00 0.00 -0.000122 -1.00 Digital Output Offset Binary (D13 1111 1111 1111 0000 0000 0000 1111 1111 1111 0000 0000 0000
JITTER HISTOGRAM (Hits)
-200ps -100ps 100ps 200ps
06296-028
Data from each serialized provided separate channel. data rate each serial stream equal bits times sample clock rate, with maximum Mbps bits MSPS Mbps). lowest typical conversion rate MSPS. However, lower sample rates required specific application, encode rates lower than MSPS SPI. This allows encode rates MSPS. Memory section enable this feature.
Figure Data LVDS Outputs ANSI Mode with Trace Lengths Greater than Inches Standard FR-4
Rev. Page
AD9252
output clocks provided assist capturing data from AD9252. used clock output data equal seven times sampling clock (CLK) rate. Data clocked AD9252 must captured rising falling edges that supports double data rate Table Flex Output Test Modes
Output Test Mode Sequence 0000 0001 Subject Data Format Select
(DDR) capturing. frame clock (FCO) used signal start output byte equal sampling clock rate. timing diagram shown Figure more information.
Pattern Name (default) Midscale short
0010
+Full-scale short
0011
-Full-scale short
0100
Checker board
0101 0110 0111
sequence long sequence short1 One/zero word toggle
1000 1001
User input One/zero toggle
1010
sync
1011
high
1100
Mixed frequency
Digital Output Word 1000 0000 (8-bit) 0000 0000 (10-bit) 1000 0000 0000 (12-bit) 0000 0000 0000 (14-bit) 1111 1111 (8-bit) 1111 1111 (10-bit) 1111 1111 1111 (12-bit) 1111 1111 1111 (14-bit) 0000 0000 (8-bit) 0000 0000 (10-bit) 0000 0000 0000 (12-bit) 0000 0000 0000 (14-bit) 1010 1010 (8-bit) 1010 1010 (10-bit) 1010 1010 1010 (12-bit) 1010 1010 1010 (14-bit) 1111 1111 (8-bit) 1111 1111 (10-bit) 1111 1111 1111 (12-bit) 1111 1111 1111 (14-bit) Register 0x19 Register 0x1A 1010 1010 (8-bit) 1010 1010 (10-bit) 1010 1010 1010 (12-bit) 1010 1010 1010 (14-bit) 0000 1111 (8-bit) 0001 1111 (10-bit) 0000 0011 1111 (12-bit) 0000 0111 1111 (14-bit) 1000 0000 (8-bit) 0000 0000 (10-bit) 1000 0000 0000 (12-bit) 0000 0000 0000 (14-bit) 1010 0011 (8-bit) 0110 0011 (10-bit) 1010 0011 0011 (12-bit) 1000 0110 0111 (14-bit)
Digital Output Word Same
Same
Same
0101 0101 (8-bit) 0101 0101 (10-bit) 0101 0101 0101 (12-bit) 0101 0101 0101 (14-bit) 0000 0000 (8-bit) 0000 0000 (10-bit) 0000 0000 0000 (12-bit) 0000 0000 0000 (14-bit) Register 0x1B Register 0x1C
pseudorandom number, sequence determined number bits shift register. long sequence bits short sequence bits. sequence generated utilized described O.150 standard. general, polynomial, (long) (short), defines pseudorandom sequence.
Rev. Page
AD9252
When using serial port interface (SPI), phase adjusted increments relative data edge. This enables user refine system timing margins required. default timing, shown Figure relative output data edge. 10-, 12-bit serial stream also initiated from SPI. This allows user implement test compatibility lower resolution systems. When changing resolution 10-, 12-bit serial stream, data stream shortened. Figure 12-bit example. When using SPI, data outputs also inverted from their nominal state. This confused with inverting serial stream LSB-first mode. default mode, shown Figure represented first data output serial stream. However, this inverted that represented first data output serial stream (see Figure There digital output test pattern options available that initiated through SPI. This useful feature when validating receiver capture timing. Refer Table output sequencing options available. Some test patterns have serial sequential words alternated various ways, depending test pattern chosen. should noted that some patterns adhere data format select option. addition, customer user patterns assigned 0x19, 0x1A, 0x1B, 0x1C register addresses. test mode options support 14-bit word lengths order verify data capture receiver. Please consult Memory section information change these additional digital output timing features through serial port interface SPI. Table Output Driver Mode Settings
Selected Normal Operation Voltage AGND AVDD Resulting Output Standard ANSI-644 (default) Resulting ANSI-644 (default)
power, reduced signal option
power, reduced signal option
SCLK/DTP
applications that require mode operation, serial clock/digital test pattern (SCLK/DTP) enable single digital test pattern this held high during device power-up. When tied AVDD, channel outputs shift following pattern: 0000 0000 0000. outputs still work usual while channels shift repeatable test pattern. This pattern allows user perform timing alignment adjustments among FCO, DCO, output data. normal operation, this should tied AGND through resistor. This both tolerant. Table Digital Test Pattern Settings
Selected Normal Operation Voltage AGND AVDD Resulting Normal operation 0000 0000 0000 Resulting Normal operation Normal operation
Additional custom test patterns also observed when commanded from port. Consult Memory section choose from different options available.
SDIO/ODM
applications that require mode operation, SDIO/ODM enable power, reduced signal option similar IEEE 1596.3 reduced range link output standard this tied AVDD during device powerup. This option should only used when digital output trace lengths less than inches from LVDS receiver. FCO, DCO, outputs function normally, LVDS signal swing channels reduced from p-p. This output mode allows user further lower power DRVDD supply. applications where this used, should tied low. this case, device left open, internal pull-down resistor pulls this low. This only tolerant. applications require this driven from logic level, insert resistor series with this limit current.
chip select (CSB) should tied AVDD applications that require mode operation. tying high, SCLK SDIO information ignored. This both tolerant.
RBIAS
internal core bias current ADC, place resistor (nominally equal 10.0 ground RBIAS pin. resistor current derived on-chip sets ADC's AVDD current nominal MSPS. Therefore, imperative that least tolerance this resistor used achieve consistent performance. SFDR performance critical power, simply adjust core current achieve lower power. Figure Figure show relationship between dynamic range power RBIAS resistance changed. Nominally, 10.0 value used, indicated dashed line.
Rev. Page
AD9252
Internal Reference Operation
comparator within AD9252 detects potential SENSE configures reference. SENSE grounded, reference amplifier switch connected internal resistor divider (see Figure 53), setting VREF REFT REFB pins establish their input span core from reference configuration. analog input fullscale range equals twice voltage reference either internal external reference configuration. reference AD9252 used drive multiple converters improve gain matching, loading reference other converters must considered. Figure depicts internal reference voltage affected loading.
VIN+ VIN- REFT CORE 0.1µF 0.1µF REFB VREF 0.1µF SELECT LOGIC SENSE 0.5V 0.1µF
SFDR
SNR/SFDR (dB)
RBIAS
Figure SNR/SFDR RBIAS
IAVDD
06296-058
2.2µF
06296-063
RBIAS
Figure IAVDD RBIAS
Figure Internal Reference Configuration
VIN+ VIN- REFT CORE EXTERNAL REFERENCE VREF 1µF1 0.1µF1 AVDD SENSE SELECT LOGIC 0.5V 0.1µF 0.1µF REFB 0.1µF
Voltage Reference
stable accurate voltage reference built into AD9252. This gained factor internally, setting VREF which results full-scale differential input span p-p. VREF internally default; however, VREF driven externally with reference achieve more accuracy. When applying decoupling capacitors VREF, REFT, REFB pins, ceramic capacitors. These capacitors should close pins same layer AD9252. recommended capacitor values configurations AD9252 reference found Figure Table Reference Settings
Selected Mode External Reference Internal, SENSE Voltage AVDD AGND Resulting VREF Resulting Differential Span p-p) external reference
2.2µF
1OPTIONAL.
Figure External Reference Operation
Rev. Page
06296-032
06296-031
AD9252
External Reference Operation
external reference necessary enhance gain accuracy improve thermal drift characteristics. Figure shows typical drift characteristics internal reference mode. When SENSE tied AVDD, internal reference disabled, allowing external reference. external reference loaded with equivalent load. internal reference buffer generates positive negative full-scale references, REFT REFB, core. Therefore, external reference must limited nominal
VREF ERROR
0.02 -0.02 -0.04
VREF ERROR
-0.06 -0.08 -0.10 -0.12 -0.14 -0.16
06296-060
-0.18
TEMPERATURE (°C)
Figure Typical VREF Drift
CURRENT LOAD (mA)
Figure VREF Accuracy Load
06296-061
Rev. Page
AD9252 SERIAL PORT INTERFACE (SPI)
AD9252 serial port interface allows user configure converter specific functions operations through structured register space provided inside ADC. This gives user added flexibility customization depending application. Addresses accessed serial port written read from port. Memory organized into bytes that further divided down into fields, documented Memory section. Detailed operational information found Analog Devices, Inc., user manual Interfacing High Speed ADCs SPI. There three pins that define serial port interface, SPI, this particular ADC. They SCLK, SDIO, pins. SCLK (serial clock) used synchronize read write data presented ADC. SDIO (serial data input/output) dual-purpose that allows data sent read from internal memory registers. (chip select bar) active control that enables disables read write cycles (see Table 13). Table Serial Port Pins
SCLK SDIO Function Serial Clock. serial shift clock SCLK used synchronize serial interface reads writes. Serial Data Input/Output. dual-purpose pin. typical role this input output, depending instruction sent relative position timing frame. Chip Select (Active Low). This control gates read write cycles.
addition operation modes, port configured operate different manners. applications that require control port, line tied held high. This places remainder pins their secondary mode defined Serial Port Interface (SPI) section. also tied enable 2-wire mode. When tied low, SCLK SDIO only pins required communication. Although device synchronized during power-up, caution must exercised when using this mode ensure that serial port remains synchronized with line. When operating 2-wire mode, recommended 3-byte transfer exclusively. Without active line, streaming mode entered exited. addition word length, instruction phase determines serial frame read write operation, allowing serial port used both program chip read contents on-chip memory. instruction readback operation, performing readback causes serial data input/output (SDIO) change direction from input output appropriate point serial frame. Data sent MSB- LSB-first mode. MSB-first mode default power-up changed adjusting configuration register. more information about this other features, user manual Interfacing High Speed ADCs SPI.
HARDWARE INTERFACE
pins described Table compose physical interface between user's programming device serial port AD9252. SCLK pins function inputs when using interface. SDIO bidirectional, functioning input during write phases output during readback. multiple SDIO pins share common connection, care should taken ensure that proper levels met. Assuming same load AD9252, Figure shows number SDIO pins that connected together resulting level.
1.800 1.795 1.790 1.785 1.780 1.775 1.770 1.765 1.760 1.755 1.750 1.745 1.740 1.735 1.730 1.725 1.720 1.715
NUMBER SDIO PINS CONNECTED TOGETHER
Figure SDIO Loading
Rev. Page
06296-059
falling edge conjunction with rising edge SCLK determines start framing sequence. During instruction phase, 16-bit instruction transmitted, followed more data bytes, which determined Fields example serial timing definitions found Figure Table normal operation, used signal device that commands received processed. When brought low, device processes SCLK SDIO process instructions. Normally, remains until communication cycle complete. However, connected slow device, brought high between bytes, allowing older microcontrollers enough time transfer data into shift registers. stalled when transferring one, two, three bytes data. When device enters streaming mode continues process data, either reading writing, until taken high communication cycle. This allows complete memory transfers without having provide additional instructions. Regardless mode, taken high middle byte transfer, state machine reset device waits instruction.
AD9252
This interface flexible enough controlled either serial PROMS mirocontrollers. This provides user alternative method, other than full controller, program (see AN-812 Application Note). user chooses interface, these pins serve dual function associated with secondary functions when strapped AVDD during device power-up. Theory Operation section details which pinstrappable functions supported pins.
tCLK
SCLK DON'T CARE
DON'T CARE
SDIO DON'T CARE
DON'T CARE
Figure Serial Timing Details
Table Serial Timing Definitions
Parameter tCLK tEN_SDIO tDIS_SDIO Timing (minimum, Description Set-up time between data rising edge SCLK Hold time between data rising edge SCLK Period clock Set-up time between SCLK Hold time between SCLK Minimum period that SCLK should logic high state Minimum period that SCLK should logic state Minimum time SDIO switch from input output relative SCLK falling edge (not shown Figure Minimum time SDIO switch from output input relative SCLK rising edge (not shown Figure
Rev. Page
06296-033
AD9252 MEMORY
READING MEMORY TABLE
Each memory table eight address locations. memory roughly divided into three sections: chip configuration register (Address 0x00 Address 0x02), device index transfer register (Address 0x05 Address 0xFF), program register (Address 0x08 Address 0x25). left-hand column memory indicates register address number hexadecimal. default value this address shown hexadecimal right-hand column. (MSB) column start default hexadecimal value given. example, Hexadecimal Address 0x09, Clock, hexadecimal default value 0x01. This means 0000 0001 binary. This setting default duty cycle stabilizer condition. writing this address, duty cycle stabilizer turns off. more information this other functions, consult user manual Interfacing High Speed ADCs SPI.
RESERVED LOCATIONS
Undefined memory locations should written except when writing default values suggested this data sheet. Addresses that have values marked should considered reserved have written into their registers during power-up.
DEFAULT VALUES
Coming reset, critical registers preloaded with default values. These values indicated Table where refers undefined feature.
LOGIC LEVELS
explanation various registers follows: "Bit set" synonymous with "bit Logic "writing Logic bit." Similarly, "clear bit" synonymous with "bit Logic "writing Logic bit."
Rev. Page
AD9252
Table Memory Register
Addr. (Hex) Parameter Name (MSB) Chip Configuration Registers chip_port_config first (default) Soft reset (default) Soft reset (default) first (default) (LSB) Default Value (Hex) 0x18 Default Notes/ Comments nibbles should mirrored that LSB- MSB-first mode registers correctly regardless shift mode. Default unique chip different each device. This readonly register. Child used differentiate graded devices. Bits determine which on-chip device receives next write command. Bits determine which on-chip device receives next write command. Synchronously transfers data from master shift register slave. Determines various generic modes chip operation. Turns internal duty cycle stabilizer off.
chip_id
8-bit Chip Bits (AD9252 0x09), (default)
Read only
chip_grade
Child (identify device variants Chip MSPS
Read only
Device Index Transfer Registers device_index_2
device_index_1
device_update
Clock Channel (default)
Clock Channel (default)
Data Channel (default) Data Channel (default)
Data Channel (default) Data Channel (default)
Data Channel (default) Data Channel (default)
Data Channel (default) Data Channel (default) transfer (default)
0x0F
0x0F
0x00
Functions modes
clock
Internal power-down mode chip (default) full power-down standby reset Duty cycle stabilizer (default)
0x00
0x01
test_io
User test mode (default) single alternate single once alternate once
Reset long (default)
Reset short (default)
Output test mode-see Table Digital Outputs Timing section 0000 (default) 0001 midscale short 0010 short 0011 short 0100 checker board output 0101 sequence 0110 0111 one/zero word toggle 1000 user input 1001 one/zero toggle 1010 sync 1011 high 1100 mixed frequency (format determined output_mode)
0x00
When set, test data placed output pins place normal data.
Rev. Page
AD9252
Addr. (Hex) Parameter Name output_mode (MSB) LVDS ANSI (default) LVDS power, (IEEE 1596.3 similar) Output invert (default) (LSB) offset binary (default) twos complement Default Value (Hex) 0x00 Default Notes/ Comments Configures outputs format data.
output_adjust
Output driver termination none (default)
drive strength (default)
0x00
output_phase
user_patt1_lsb user_patt1_msb user_patt2_lsb user_patt2_msb serial_control
first (default)
0011 output clock phase adjust (0000 through 1010) (Default: 180° relative DATA edge) 0000 relative DATA edge 0001 relative DATA edge 0010 120° relative DATA edge 0011 180° relative DATA edge 0100 240° relative DATA edge 0101 300° relative DATA edge 0110 360° relative DATA edge 0111 420° relative DATA edge 1000 480° relative DATA edge 1001 540° relative DATA edge 1010 600° relative DATA edge 1011 1111 660° relative DATA edge MSPS, encode rate mode (default)
0x03
Determines LVDS other output properties. Primarily functions LVDS span common-mode levels place external resistor. devices that utilize global clock divide, determines which phase divider output used supply output clock. Internal latching unaffected.
0x00 0x00 0x00 0x00 0x00
bits (default, normal stream) bits bits bits bits
User-defined pattern, LSB. User-defined pattern, MSB. User-defined pattern, LSB. User-defined pattern, MSB. Serial stream control. Default causes first native stream (global).
serial_ch_stat
Channel output reset (default)
Channel powerdown (default)
0x00
Used power down individual sections converter (local).
Rev. Page
AD9252
Power Ground Recommendations
When connecting power AD9252, recommended that separate supplies used: analog (AVDD) digital (DRVDD). only supply available, should routed AVDD first then tapped isolated with ferrite bead filter choke preceded decoupling capacitors DRVDD. user employ several different decoupling capacitors cover both high frequencies. These should located close point entry board level close parts with minimal trace length. single board ground plane should sufficient when using AD9252. With proper decoupling smart partitioning board's analog, digital, clock sections, optimum performance easily achieved.
Exposed Paddle Thermal Heat Slug Recommendations
required that exposed paddle underside connected analog ground (AGND) achieve best electrical thermal performance AD9252. exposed continuous copper plane should mate AD9252 exposed paddle, copper plane should have several vias achieve lowest possible resistive thermal path heat dissipation flow through bottom PCB. These vias should solder filled plugged. maximize coverage adhesion between PCB, partition continuous copper plane overlaying silkscreen into several uniform sections. This provides several points between during reflow process. Using continuous plane with partitions only guarantees point between PCB. Figure layout example. detailed information packaging layout chip scale packages, AN-772 Application Note, Design Manufacturing Guide Lead Frame Chip Scale Package (LFCSP), www.analog.com.
SILKSCREEN PARTITION INDICATOR
Figure Typical Layout
Rev. Page
06296-034
AD9252 EVALUATION BOARD
AD9252 evaluation board provides support circuitry required operate various modes configurations. converter driven differentially through transformer (default) through AD8334 driver. also driven single-ended fashion. Separate power pins provided isolate from AD8334 drive circuitry. Each input configuration selected proper connection various jumpers (see Figure Figure 66). Figure shows typical bench characterization setup used evaluate performance AD9252. critical that signal sources used analog input clock have very phase noise jitter) realize optimum performance converter. Proper filtering analog input signal remove harmonics lower integrated broadband noise input also necessary achieve specified noise performance. Figure Figure complete schematics layout diagrams that demonstrate routing grounding techniques that should applied system level. capability AVDD_DUT DRVDD_DUT; however, recommended that separate supplies used both analog digital. operate evaluation board using option, separate analog supply needed. supply, AVDD_5 should have current capability. operate evaluation board using alternate clock options, separate analog supply needed addition other supplies. supply, AVDD_3.3 should have current capability well.
INPUT SIGNALS
When connecting clock analog source, clean signal generators with phase noise, such Rohde Schwarz SMHU HP8644 signal generators equivalent. shielded, RG-58, coaxial cable making connections evaluation board. Enter desired frequency amplitude from specifications tables. Typically, most Analog Devices evaluation boards accept ~2.8 sine wave input clock. When connecting analog input source, recommended multipole, narrow-band, band-pass filter with terminations. Analog Devices uses TTE, Allen Avionics, types band-pass filters. filter should connected directly evaluation board possible.
POWER SUPPLIES
This evaluation board comes with wall-mountable switching power supply that provides maximum output. Simply connect supply rated wall outlet other inner diameter jack that connects P701. Once board, supply fused conditioned before connecting three dropout linear regulators that supply proper bias each various sections board. When operating evaluation board nondefault condition, L701 L704 removed disconnect switching power supply. This enables user bias each section board individually. P702 connect different supply each section. least supply needed with current
WALL OUTLET 100V 240V 47Hz 63Hz SWITCHING POWER SUPPLY
OUTPUT SIGNALS
default setup uses HSC-ADC-FPGA high speed deserialization board deserialize digital output data convert parallel CMOS. These channels interface directly with Analog Devices standard dual-channel FIFO data capture board (HSC-ADC-EVALB-DC). eight channels then evaluated same time. more information channel settings these boards their optional settings, visit www.analog.com/FIFO.
5.0V
1.8V
1.8V
3.3V
3.3V
1.5V
3.3V
1.5V_FPGA
AVDD_5V
DRVDD_DUT
AVDD_3.3V
AVDD_DUT
3.3V_D
ROHDE SCHWARZ, SMHU, SIGNAL SYNTHESIZER ROHDE SCHWARZ, SMHU, SIGNAL SYNTHESIZER
BAND-PASS FILTER
XFMR INPUT
AD9252
EVALUATION BOARD
Figure Evaluation Board Connection
Rev. Page
06296-035
14-BIT SERIAL LVDS
HSC-ADC-FPGA HIGH SPEED DESERIALIZATION BOARD 2-CH 14-BIT PARALLEL CMOS
HSC-ADC-EVALB-DC FIFO DATA CAPTURE BOARD CONNECTION
RUNNING ANALYZER USER SOFTWARE
AD9252
DEFAULT OPERATION JUMPER SELECTION SETTINGS
following list default optional settings modes allowed AD9252 Rev. evaluation board. POWER: Connect switching power supply that supplied evaluation between rated wall outlet P701. AIN: evaluation board transformercoupled analog input with optimum impedance matching (see Figure 61). more bandwidth response, differential capacitor across analog inputs changed removed. common mode analog inputs developed from center transformer AVDD_DUT/2.
06296-036
terminated ac-coupled handle single-ended sine wave types inputs. transformer converts single-ended input differential signal that clipped before entering clock inputs. differential LVPECL clock also used clock input using AD9515 (U401). Simply populate R406 R407 with resistors remove R215 R216 disconnect default clock path inputs. addition, populate C205 C206 with capacitor remove C409 C410 disconnect default clock path outputs. AD9515 many pin-strappable options that default working condition. Consult AD9515 data sheet more information about these other options. using oscillator, oscillator footprint options also available (OSC401) check performance. J401 gives user flexibility using enable pin, which common most oscillators. PDWN: enable power-down feature, simply short J301 position (AVDD) PDWN pin. SCLK/DTP: enable digital test pattern digital outputs ADC, J304. J304 tied AVDD during device power-up, Test Pattern 0000 0000 0000 will enabled. SCLK/DTP section details. SDIO/ODM: enable power, reduced signal option similar IEEE 1595.3 reduced range link LVDS output standard, J303. J303 tied AVDD during device power-up, enables LVDS outputs power, reduced signal option from default ANSI standard. This option changes signal swing from p-p, which reduces power DRVDD supply. SDIO/ODM section more details. CSB: enable information SDIO SCLK pins that processed, simply J302 always enable mode. ignore SDIO SCLK information, J302 AVDD. Non-SPI Mode: users wish operate without using SPI, simply remove Jumpers J302, J303, J304. This disconnects CSB, SCLK/DTP, SDIO/OMD pins from control bus, allowing operate simplest mode. Each these pins internal termination will float respective level. alternative data capture method setup described Figure used, optional receiver terminations, R318, R320 R328, installed next high speed backplane connector.
-3dB CUTOFF 186MHz
AMPLITUDE (dBFS)
FREQUENCY (MHz)
Figure Evaluation Board Full Power Bandwidth
VREF: VREF tying SENSE ground, R317. This causes operate full-scale range. separate external reference option using ADR510 ADR520 also included evaluation board. Simply populate R312 R313 remove C307. Proper VREF options noted Voltage Reference section. RBIAS: RBIAS default setting (R301) ground used core bias current. further lower core power (excluding LVDS driver supply), simply change resistor setting. However, performance will degrade depending resistor chosen. RBIAS section more information. CLOCK: default clock input circuitry derived from simple transformer-coupled circuit using high bandwidth impedance ratio transformer (T401) that adds very amount jitter clock path. clock input
Rev. Page
AD9252
ALTERNATIVE ANALOG INPUT DRIVE CONFIGURATION
following brief description alternative analog input drive configuration using AD8334 dual VGA. this particular drive option use, some components need populated, which case necessary components listed Table more details AD8334 dual VGA, including works optional settings, consult AD8334 data sheet. configure analog input drive instead default transformer option, following components need removed and/or changed. Remove R102, R115, R128, R141, R202, R218, R234, R252, T101, T102, T103, T104, T201, T202, T203, T204 default analog input path. Populate R101, R114, R127, R140, R201, R217, R233, R251 with resistors analog input path. Populate R106, R107, R119, R120, R132, R133, R144, R145, R206, R207, R223, R224, R239, R240, R257, R258 with resistors provide input common-mode level analog input. Populate R105, R113, R118, R124, R131, R137, R151, R160, R205, R213, R221, R222, R239, R240, R255, R256 with resistors analog input path.
Currently, L505 L520 L605 L620 populated with resistors allow signal connection. This area allows user design filter additional requirements necessary.
Rev. Page
AD9252
AVDD_DUT P106 R105 0-DNP CH_A VIN_A FB107 C116 0.1µF E103 AVDD_DUT AVDD_DUT R112 C107 0.1µF R138 R139 C121 0.1µF CH_C R137 0-DNP R128 64.9 R129 R133 R132 R161 R110 C103 VIN_A C105 R156 C104 2.2pF R109 R107 FB103 R106 Channel P105 R127 0-DNP CH_A C106 R111 0-DNP R113 T101 T103 FB102 R108 R130 C115 0.1µF CH_C R152 R131 0-DNP FB108 R134 Input Connection INH3
AVDD_DUT
P102
Input Connection
INH1
R104
C101 0.1µF
R154
Channel P101
R101 0-DNP
VIN_C R163 C117 C118 2.2pF FB109
C102 0.1µF
R102 64.9 E101
FB101
R135 VIN_C R136 C119
R103
R158 C120 AVDD_DUT
AVDD_DUT
Input Connection AVDD_DUT INH4 R153 FB105 R121 VIN_B R120 C110 VIN_B R142 FB106 C112 R157 R122 C111 2.2pF R141 64.9 R123 R119 R162 P108 Channel P107 R140 0-DNP Input Connection
AVDD_DUT
INH2
Channel CH_B T102 R124 0-DNP CH_B C113 AVDD_DUT C114 0.1µF R125 R126
P103
R114 0-DNP
R118 0-DNP
R151 0-DNP FB110 C122 0.1µF CH_D R143 C123 0.1µF E104 AVDD_DUT C127 T104 R160 CH_D 0-DNP R145 FB112 R144 FB111 R146
R155
FB104
DNP: POPULATE.
06296-072
Figure Evaluation Board Schematic, Analog Inputs
E102 R149 R150 C128 0.1µF
Rev. Page
C108 0.1µF
VIN_D R164 C124 C125 2.2pF R148 VIN_D R147
R115 64.9
P104
C109 0.1µF
R116
R117
C126
R159
AVDD_DUT
AVDD_DUT
AVDD_DUT
AVDD_DUT P206 R236 R234 64.9k R235 E203 AVDD_DUT FB207 C216 0.1µF CH_G R238 0-DNP T203 R240 FB209 R239 R241 Channel R233 0-DNP C215 0.1µF CH_G R237 0-DNP FB208 R242 VIN_G C217 C218 2.2pF R246 VIN_G R245 C219
Input Connection R205 0-DNP CH_E VIN_E R208 R210 C203 VIN_E C205 R215 C204 2.2pF P205 R214 R207 FB203 R206 R213 0-DNP CH_E C206 AVDD_DUT C207 0.1µF R211 R212 T201 FB202 R209 R216 INH7 C201 0.1µF
P202 Input Connection
INH5
R248
Channel C202 0.1µF
R204
P201
R201 0-DNP
FB201
R202 64.9 E201
R203
R247
AVDD_DUT
C220 R249 R250 C221 0.1µF AVDD_DUT
Input Connection INH8 Channel P207 VIN_F R252 64.9 VIN_F P208 R225 R227 C210 FB206 C212 R229 C211 2.2pF R228 R223 R251 0-DNP
AVDD_DUT
Input Connection
AVDD_DUT
INH6
Channel R221 0-DNP CH_F CH_F 0-DNP C213 R231 AVDD_DUT R232 C214 0.1µF R222 R224 T202 C208 0.1µF FB205 R226
P203
R217 0-DNP
R230
R255 0-DNP FB210 C222 0.1µF CH_H R254 R253 CH_H C223 0.1µF E204 AVDD_DUT C227 R256 0-DNP T204 R258 FB212 R257 R259 FB211
R264 R260 VIN_H C224 C225 2.2pF R262 VIN_H R261 C226
Figure Evaluation Board Schematic, Analog Inputs (Continued)
C209 0.1µF E202 AVDD_DUT R265 R266 C228 0.1µF
DNP: POPULATE.
06296-073
Rev. Page
FB204
R218 64.9
P204
R220
R219
R263
AVDD_DUT
AD9252
C301 0.1µF
Reference Decoupling
AD9252
C303 4.7µF C304 0.1µF
C302 0.1µF R301 AVDD_DUT VIN_E
AVDD_DUT
VIN_E
VIN_F
VIN_F
Digital Outputs
P301
GNDCD10
VIN_D VIN_C VIN_C
AVDD_DUT
VIN_D
VSENSE_DUT
GNDCD9
VREF_DUT
GNDCD8
R318 R320 R321
GNDCD7
REFT VREF REFB AVDD AVDD VIN+E VIN-D VIN-C VIN+D VIN+C RBIAS AVDD_DUT
GNDCD6
AVDD_DUT
SLUG
AVDD
VIN-F
VIN+F
VIN-E
SENSE
AVDD_DUT VIN+B VIN_B
AVDD
AVDD
GNDCD5
R322 R323
VIN_G R302 VIN-B AVDD AVDD_DUT VIN_A VIN_A
PDWN ENABLE
VIN_B R303 100k
ALWAYS ENABLE
VIN+G
R318,R320-R328 Optional Output Terminations
GNDCD4
VIN_G AVDD_DUT CSB_DUT J302 J304 AVDD_DUT DRVDD_DUT R307 R305 100k R306 100k SCLK_DTP R319 J303 SDIO_ODM
Enable
R304
VIN-G
GNDCD3
R324
AVDD_DUT VIN-A VIN+A AVDD J301
AVDD
R325
GNDCD2
VIN_H
VIN-H
GNDCD1
GNDAB10
VIN_H
R326
GNDAB9
VIN+H
AVDD_DUT
R327
AVDD
AVDD_DUT PDWN
AVDD
AD9252BCPZ-50
R328
GNDAB8
CLK-
SDIO/ODM SCLK/DTP AVDD DRGND DRVDD
CLK+
U301
AVDD_DUT
GNDAB7
AVDD
AVDD_DUT
AVDD
Enable
GNDAB6
DRGND
SCLK_CHB SDI_CHB CSB3_CHB CSB4_CHB SDO_CHB
GNDAB5
DNP: POPULATE.
Remove C214 when using external Vref
06296-074
Figure Evaluation Board Schematic, DUT, VREF, Digital Output Interface
Rev. Page
DCO- DCO+ FCO- FCO+
DRVDD_DUT
DRVDD
GNDAB4
SCLK_CHA
GNDAB3
SDI_CHA
GNDAB2
CSB1_CHA
GNDAB1
AVDD_DUT OPTIONAL U302 ADR510ARTZ TRIM/NC 1.0V VOUT AVDD_DUT R312 C305 0.1µF C306 0.1µF R310 C307 R313 R309 4.99k
CSB2_CHA
SDO_CHA
Reference Circuitry
R311 VREF_DUT
Vref Select R314 VREF 0.5V R315
VSENSE_DUT
VREF External R317
R308 470k
VREF 0.5V(1 R219/R220)
VREF
AVDD_3.3V
C401 0.1µF AVDD_3.3V ENABLE OSC401 J401 DISABLE OSC401 OPT_CLK U401 R424 OUT0 OUT0B R426 AVDD_3.3V R428 AVDD_3.3V R423 LVDS OUTPUT C407 0.1µF R430 AVDD_3.3V R417 C408 0.1µF R446 R432 AVDD_3.3V CLIP SINE (DEFAULT) R434 AVDD_3.3V R420 R421 R422 LVPECL OUTPUT AVDD_3.3V R427 0.1µF C406 R408 0.1µF C405 R409 R410 R414 4.12k AVDD_3.3V
R401
OPTIONAL CLOCK DRIVE CIRCUIT
AVDD_3.3V
Optional Clock Oscillator OSC401
R425
GND_PAD
RSET
R411 49.9 CLKB SYNCB SIGNAL=DNC;27,28 OUT1B OUT1
R402
R406
AD9515 Pin-strap settings
R436 AVDD_3.3V R429 R438 AVDD_3.3V R431 R440 AVDD_3.3V R433 R442 AVDD_3.3V R435 R444 AVDD_3.3V R445 R443 R441 R439 R437
OPT_CLK R413
AD9515BCPZ
Encode OPT_CLK R407 R412
CRYSTAL_3
Input
R403
VREF
P401
C402 0.1µF E401
R404 49.9
Clock Circuit
OPT_CLK R415 T401 CR401 HSMS-2812-TR1G
P402
R416
0.1µF C409
06296-075
Figure Evaluation Board Schematic, Clock Circuitry
Rev. Page
R418 C411 0.1µF C410 0.1µF 0.1µF
R405
C403 0.1µF
AVDD_3.3V
C413 0.1µF
0.1µF
0.1µF
C416 0.1µF
C417 0.1µF
0.1µF
DNP: POPULATE.
AD9252
AD9252
R506 Rclamp HILO Pin=LO=+/- 50mV HILO Pin=H=+/- 75mV R505 C510 10µF C543 C547 L508 L511 L512 L515 AVDD_5V L507 C509 0.1µF C551 L516 L519 R517 R529 R522 AVDD_5V CH_D CH_B CH_D CH_C CH_C CH_B CH_A
C507 1000pF C508 0.1µF
JP501
Power Down Enable (0-1V=Disable Power)
Populate L505-L520 with resistors design your filter. CH_A
VG12 C502 0.018µF R503 C505 0.1µF C542 C546 L506 R521 L509 L510 L505 R516 C512 10µF C550 L513 R528 L514 0.1µF C501 R504 AVDD_5V C506 VG12 L501 120nH 0.1µF C503 22pF C504 0.1µF U501 C540 0.1µF R515 R514 R518 C541 0.1µF C511 0.1µF VIN1 VIP1 EN34 EN12 LON1 VPS1 LOP1 LMD1 VCM1 VCM2 INH1 COM1 CLMP12 COM2 GAIN12 COM1X C544 0.1µF C545 0.1µF C548 0.1µF R527 R520 R519 R525 AVDD_5V R523 VOL3 VPS34 VOL4 VOH4 COM34 CLMP34 GAIN34 COM4X COM4 VCM3 VCM4 LON4 VPS4 LOP4 LMD4 AVDD_5V AVDD_5V R526 C549 0.1µF R513 INH2 LMD2 VOH1 VOL1 VPS12 VOL2 VOH2 COM12 COM2X LON2 LOP2 VIP2 VIN2 VPS2 MODE COM34 VOH3 VPS3 VIN3 VIP3 LOP3 LON3 COM3X LMD3 INH3 COM3 COM12 C537 0.1µF C518 AVDD_5V AVDD_5V 0.1µF C522 C523 0.1µF C524 0.1µF C538 0.1µF 0.1µF R507 C515 0.018µF C514 22pF R524
R534
VG12
R501
External Variable Gain Drive
C555 L520
R502
Variable Gain Circuit (0-1.0V
C554 L517 L518 R533
INH3
AVDD_5V
INH4
C552 0.1µF R532 R530
C553 0.1µF
0.1µF C513
R531
L502 120nH
AD8334ACPZ-REEL
06296-076
Figure Evaluation Board Schematic, Optional Analog Input Drive
MODE Positive Gain Slope 0-1.0V Negitive Gain Slope 2.25-5.0V
Rev. Page
R508 C521 0.018µF HILO INH4 VIN4 VIP4 C520 22pF C533 10µF C529 VG34 AVDD_5V C528 0.1µF 0.1µF C534 0.1µF L504 120nH C535 10µF INH1 C527 0.018µF 0.1µF C525 AVDD_5V C530 0.1µF R509 R512 C526 22pF C536 0.1µF Rclamp C531 1000pF C532 0.1µF HILO Pin=LO=+/- 50mV HILO Pin=H=+/- 75mV R510 R511
L503 120nH
INH2
0.1µF C519
JP502
VG34
VG34
R535
DNP: POPULATE.
External Variable Gain Drive
R536
Variable Gain Circuit (0-1.0V
AVDD_5V
MODE Power Down Enable (0-1V=Disable Power) C607 1000pF C608 0.1µF Rclamp HILO Pin=LO=+/- 50mV HILO Pin=H=+/- 75mV R617 R629 R622 R606 AVDD_5V CH_H CH_F CH_F CH_H CH_G CH_G Positive Gain Slope 0-1.0V Negative Gain Slope 2.25-5.0V Populate L605-L620 with resistors design your filter.
JP601
CH_E
CH_E
VG56 R605 C610 10µF
C643 C647 L608 L611 L612 C651 L615
R636
VG56
R601
External Variable Gain Drive AVDD_5V
L607
C655 L616 L619 L620
C609 0.1µF
R602
C602 0.018µF R603 C605 0.1µF
C642 C646 L606 L609 L610 R621 L605 R616
Variable Gain Circuit (0-1.0V AVDD_5V
C606
C650 L613 R628 L614 L617
C654 L618 R633
0.1µF C601
INH7 INH2 LMD2 VOH1 VOL1 VPS12 VOL2 VOH2 COM12 VOH3 VOL3 VPS34 VOL4 VOH4 COM34 COM2X LON2 LOP2 VIP2 VIN2 VPS2 MODE COM34 VPS3 VIN3 VIP3 LOP3 LON3 COM3X LMD3 INH3 COM12
AVDD_5V R604 VG56 L601 120nH
0.1µF
INH8
C603 22pF C612 10µF
C604 0.1µF U601
C640 0.1µF
C611 0.1µF VIN1 VIP1 EN34 EN12 LON1 LOP1 VPS1 VCM1 VCM2 LMD1 INH1 COM1 COM1X GAIN12 CLMP12
C641 0.1µF
C644 0.1µF
C645 0.1µF R620
C648 0.1µF
C649 0.1µF R627
C652 0.1µF R632
C653 0.1µF
COM2
0.1µF C613 R613
R615 R614 R618
R619
R625 AVDD_5V
R626
R630
R631
L602 120nH C615 0.018µF
C616 0.1µF C618 C617 0.1µF 0.1µF AVDD_5V AVDD_5V 0.1µF C622 C623 0.1µF C624 0.1µF
C614 22pF R607
AVDD_5V
R624
06296-077
Figure Evaluation Board Schematic, Optional Analog Input Drive (Continued)
AD8334ACPZ-REEL
Rev. Page
R608 C621 0.018µF CLMP34 GAIN34 COM4X COM4 COM3 VCM3 VCM4 LON4 LOP4 VPS4 LMD4 HILO VIN4 VIP4 INH4 C620 22pF
C629
R623
AVDD_5V
L603 120nH
INH6
0.1µF C619
JP602
C633 10µF
VG78
AVDD_5V
C628 0.1µF
0.1µF
VG78 L604 120nH
INH5
C634 0.1µF
VG78
R634
AVDD_5V C630 0.1µF
DNP: POPULATE.
External Variable Gain Drive C627 0.018µF 0.1µF C625 C626 22pF
R609
C635 10µF
R612
R635
C636 0.1µF
Variable Gain Circuit (0-1.0V
C631 1000pF
C632 0.1µF
Rclamp HILO Pin=LO=+/- 50mV HILO Pin=H=+/- 75mV R610
R611
AVDD_5V
AD9252
AD9252
CIRCUITRY FROM FIFO
Power Supply Input REMOVE WHEN USING PROGRAMMING (U402) F701 FER701 NANOSMDC110F-2 C704 D701 10µF 7.5V POWER CON005 2.5MM JACK S2A-TP AVDD_3.3V SK33-TP D702 PWR_IN SDI_CHA CSB1_CHA SDO_CHA SCLK_CHA
PROGRAMMING AVDD_5V +3.3V NORMAL OPERATION AVDD_3.3V
AVDD_3.3V P701 R708 R709 R707 R706
AVDD_5V
J701
CR702
GREEN
C701
0.1µF R710 R703 0-DNP 0-DNP 0-DNP Optional Power Input P702 SDIO_ODM NC7W207P6X_NL AVDD_DUT U702 C702 0.1µF DUT_DRVDD C705 10µF E701 R711 R713 DUT_AVDD L701 10µH R712 AVDD_DUT 5V_AVDD 3.3V_AVDD L703 10µH R705 R704
U701
S701
R701 4.7k
R716
MCLR/GP3
PIC12F629-I/SNG
RESET/ REPROGRAM
R702
AVDD_3.3V C709 10µF C710 0.1µF
+3.3V
CR701
PROGRAMMING HEADER
OPTIONAL GREEN NC7WZ16P6X_NL SCLK_DTP AVDD_DUT CSB_DUT C723 0.1µF AVDD_5V C724 0.1µF C725 0.1µF C726 0.1µF C727 0.1µF Decoupling Capacitors
AVDD_5V C706 0.1µF
+5.0V
MCLR/GP3
PICVCC
J702
L702 10µH AVDD_DUT C707 10µF +1.8V
06296-078
Figure Evaluation Board Schematic, Power Supply Inputs Interface Circuitry
L704 10µH C703 0.1µF U703 R714 AVDD_DUT C730 0.1µF C731 0.1µF C732 0.1µF C733 0.1µF C734 0.1µF C735 0.1µF AVDD_5V U705 L705 10µH ADP3339ZAKC-3.3-RL DUT_AVDD PWR_IN C720 C719 L707 10µH 3.3V_AVDD AVDD_DUT C745 0.1µF C744 0.1µF C746 0.1µF C747 0.1µF C748 0.1µF C749 0.1µF C750 0.1µF C751 0.1µF R715 C711 10µF C715 U706 L706 10µH ADP3339ZAKC-5-RL7 DUT_DRVDD PWR_IN C717 C721 L708 10µH 5V_AVDD C722 C740 0.1µF C741 0.1µF AVDD_3.3V DRVDD_DUT C742 0.1µF C743 0.1µF
Rev. Page
C708 0.1µF
PICVCC
MCLR/GP3
DRVDD_DUT C712 0.1µF
+1.8V
U707
PWR_IN
ADP3339ZAKC-1.8-RL
C752 0.1µF
C753 0.1µF
C714
U704
PWR_IN
ADP3339ZAKC-1.8-RL
C716
DNP: POPULATE.
AD9252
Figure Evaluation Board Layout, Primary Side
Rev. Page
06296-079
AD9252
Figure Evaluation Board Layout, Ground Plane
Rev. Page
06296-080
AD9252
Figure Evaluation Board Layout, Power Plane
Rev. Page
06296-081
AD9252
Figure Evaluation Board Layout, Secondary Side (Mirrored Image)
Rev. Page
06296-082
AD9252
Table Evaluation Board Bill Materials (BOM)
Board Manufacturer Part Number GRM155R71C104KA88D
Item
REFDES AD9252LFCSP_REVA C101, C102, C107, C108, C109, C114, C115, C116, C121, C122, C123, C128, C201, C202, C207, C208, C209, C214, C215, C216, C221, C222, C223, C228, C301, C302, C304, C305, C306, C401, C402, C403, C409, C410, C411, C412, C413, C414, C415, C416, C417, C418, C501, C504, C505, C506, C508, C509, C511, C513, C518, C519, C522, C523, C524, C525, C528, C529, C530, C532, C534, C536, C537, C538, C601, C604, C605, C606, C608, C609, C611, C613, C616, C617, C618, C619, C622, C623, C624, C625, C628, C629, C630, C632, C634, C636, C701, C702, C703, C706, C708, C710, C712, C723, C724, C725, C726, C727, C730, C731, C732, C733, C734, C735, C740, C741, C742, C743, C744, C745, C746, C747, C748, C749, C750, C751, C752, C753 C104, C111, C118, C125, C204, C211, C218, C225 C510, C512, C533, C535, C610, C612, C633, C635 C303 C507, C531, C607, C631 C502, C515, C521, C527, C602, C615, C621, C627
Device Capacitor
Package
Value ceramic, X5R,
Manufacturer Murata
Capacitor
ceramic, COG, 0.25 tol, ±10% ceramic, ceramic, X5R, 1000 ceramic, X7R, 0.018 ceramic, X7R,
Murata
GRM1555C1H2R20CZ01D
Capacitor
Murata
GRM219R60J106KE19D
Capacitor Capacitor Capacitor
Murata Murata
GRM188R60J475KE19D GRM155R71H102KA01D 0402YC183KAT2A
Rev. Page
AD9252
Item Board REFDES C503, C514, C520, C526, C603, C614, C620, C626 C704 C307, C714, C715, C716, C717, C719, C720, C721, C722 C540, C541, C544, C545, C548, C549, C552, C553, C640, C641, C644, C645, C648, C649, C652, C653 C705, C707, C709, C711 CR401 CR701, CR702 D702 D701 F701 FER701 FB101, FB102, FB103, FB104, FB105, FB106, FB107, FB108, FB109, FB110, FB111, FB112, FB201, FB202, FB203, FB204, FB205, FB206, FB207, FB208, FB209, FB210, FB211, FB212 JP501, JP502, JP601, JP602 J301, J302, J303, J304, J401, J701 J702 Device Capacitor Package Value ceramic, NPO, tol, tantalum, ceramic, X5R, ceramic, X7R, Manufacturer Murata Manufacturer Part Number GRM1555C1H220JZ01D
Capacitor Capacitor
1206
Rohm Murata
TCA1C106M8R GRM188R61C105KA93D
Capacitor
Murata
GRM21BR71H104KA01L
Capacitor Diode Diode Diode Fuse Choke coil Ferrite bead
SOT-23 DO214AB DO214AA 1210 2020
ceramic, X5R, dual Schottky Green, candela trip-current resettable fuse test frequency MHz, tol,
Murata Agilent Technologies Panasonic Micro Commercial Micro Commercial Tyco/Raychem Murata Murata
GRM188R60J106ME47D HSMS-2812-TR1G LNJ314G8TRA SK33-TP S2A-TP NANOSMDC110F-2 DLW5BSN191SQ2L BLM18BA100SN1D
Connector Connector Connector
2-pin 3-pin 10-pin
L701, L702, L703, L704, L705, L706, L707, L708 L501, L502, L503, L504, L601, L602, L603, L604
Ferrite bead
1210
header jumper, 2-pin header jumper, 3-pin header, male, double straight bead core SMD, test freq MHz, tol,
Samtec Samtec Samtec
TSW-102-07-G-S TSW-103-07-G-S TSW-105-08-G-D
Murata
BLM31PG500SN1L
Inductor
Murata
LQG15HNR12J02D
Rev. Page
AD9252
Item Board REFDES L505, L506, L507, L508, L509, L510, L511, L512, L513, L514, L515, L516, L517, L518, L519, L520, L605, L606, L607, L608, L609, L610, L611, L612, L613, L614, L615, L616, L617, L618, L619, L620 OSC401 Device Resistor Package Value Manufacturer Components Corp. Manufacturer Part Number NRC04Z0TRF
Oscillator
P101, P103, P105, P107, P201, P203, P205, P207, P401 P301
Connector
Clock oscillator, 50.00 MHz, duty cycle Side-mount 0.063" board thickness 1469169-1, right angle 2-pair, header assembly RAPC722, power supply connector 1/16
Valphey Fisher
VFAC3H-L-50MHz
Johnson Components Tyco
142-0701-851
Connector
HEADER
6469169-1
P701 R301, R307, R401, R402, R410, R413, R504, R505, R511, R512, R523, R524, R604, R605, R611, R612, R623, R624, R711, R714, R715 R103, R117, R129, R142, R203, R219, R235, R253, R317, R405, R415, R416, R417, R418, R706, R707, R708, R709 R102, R115, R128, R141, R202, R218, R234, R252 R104, R116, R130, R143, R204, R220, R236, R254 R109, R111, R112, R123, R125, R126, R135, R138, R139, R148, R149, R150, R211, R212, R214, R228, R231, R232, R246, R249, R250, R262, R265, R266, R319, R710, R712, R713 R108, R110, R121, R122, R134, R136, R146, R147, R209, R210, R226, R227, R242, R245, R260, R261
Connector Resistor
0.1", PCMT
Switchcraft Components Corp.
RAPC722X NRC04J103TRF
Resistor
1/16
Components Corp.
NRC04Z0TRF
Resistor
64.9 1/16 1/10 1/16
Resistor
Resistor
Components Corp. Components Corp. Components Corp.
NRC04F64R9TRF
NRC06Z0TRF
NRC04F1001TRF
Resistor
1/16
Components Corp.
NRC04J330TRF
Rev. Page
AD9252
Item Board REFDES R161, R162, R163, R164, R208, R225, R241, R259 R303, R305, R306 Device Resistor Package Value 1/16 1/16 4.12 1/16W, 49.9 1/16 0.5% 4.99 1/16 Cermet trimmer potentiometer, turn adjust, 10%, 1/16 1/16 1/16 Manufacturer Components Corp. Components Corp. Components Corp. Susumu Components Corp. COPAL ELECTRONICS Components Corp. Components Corp. Components Corp. Manufacturer Part Number NRC04F4990TRF
Resistor
NRC04F1003TRF
R414
Resistor
NRC04F4121TRF
R404 R309
Resistor Resistor
RR0510R-49R9-D NRC04F4991TRF
R310, R501, R535, R601, R634 R308
Potentiometer
3-lead
CT94EW103
Resistor
NRC04J474TRF
R502, R536, R602, R635 R513, R514, R518, R519, R525, R526, R530, R531, R613, R614, R618, R619, R625, R626, R630, R631 R515, R520, R527, R532, R615, R620, R627, R632 R503, R507, R508, R509, R603, R607, R608, R609 R425, R427, R429, R431, R433, R435, R436, R439, R441, R443, R445 R701
Resistor
NRC04J393TRF
Resistor
NRC04F1870TRF
Resistor
1/16 1/16 1/20
Resistor
Resistor
Components Corp. Components Corp. Components Corp. Components Corp. Components Corp. Components Corp. Components Corp. Components Corp. Panasonic
NRC04F3740TRF
NRC04F2740TRF
NRC02Z0TRF
Resistor
1/16 1/16 1/16 1/16 1/16 LIGHT TOUCH, 100GE,
NRC04J472TRF
R702
Resistor
NRC04F2610TRF
R716
Resistor
NRC06F261OTRF
R420, R421
Resistor
NRC04J241TRF
R422, R423
Resistor
NRC04F1000TRF
S701
Switch
EVQ-PLDA15
Rev. Page
AD9252
Item Board REFDES T101, T102, T103, T104, T201, T202, T203, T204, T401 U704, U707 Device Transformer Package CD542 Value ADT1-1WT+, impedance ratio transformer ADP33339AKC-1.8-RL, regulator AD8334ACPZ-REEL, ultralow noise precision dual ADP33339AKC-5-RL7 ADP33339AKC-3.3-RL AD9252BCPZ-50, octal, 14-bit, MSPS serial LVDS ADR510ARTZ, precision noise shunt voltage reference AD9515BCPZ, clock distribution NC7WZ07P6X_NL, dual buffer NC7WZ16P6X_NL, dual buffer Flash prog 1kx14, size speed, PIC12F controller series Manufacturer Mini-Circuits Manufacturer Part Number ADT1-1WT+
SOT-223
Analog Devices
ADP3339AKCZ-1.8-RL
U501, U601
CP-64-3
Analog Devices
AD8334ACPZ-REEL
U706 U705 U301
SOT-223 SOT-223 CP-64-3
Analog Devices Analog Devices Analog Devices
ADP3339AKCZ-5-RL7 ADP3339AKCZ-3.3-RL AD9252BCPZ-50
U302
SOT-23
Analog Devices
ADR510ARTZ
U401 U702 U703 U701
LFCSP CP-32-2 SC70, MAA06A SC70, MAA06A 8-SOIC
Analog Devices Fairchild Fairchild Microchip
AD9515BCPZ NC7WZ07P6X_NL NC7WZ16P6X_NL PIC12F629-I/SNG
This RoHS compliant.
Rev. Page
AD9252 OUTLINE DIMENSIONS
9.00 0.60 0.60
INDICATOR
0.30 0.25 0.18
INDICATOR
VIEW
8.75
EXPOSED
(BOTTOM VIEW)
7.25 7.10 6.95
0.50 0.40 0.30
1.00 0.85 0.80
0.80 0.65 0.05 0.02 0.50 0.20
7.50
0.25
SEATING PLANE
COMPLIANT JEDEC STANDARDS MO-220-VMMD-4
Figure 64-Lead Lead Frame Chip Scale Package [LFCSP_VQ] Body, Very Thin Octal (CP-64-3) Dimensions shown millimeters
ORDERING GUIDE
Model AD9252BCPZ-50 AD9252BCPZRL7-501 AD9252-50EBZ1
Temperature Range -40°C +85°C -40°C +85°C
Package Description 64-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 64-Lead Lead Frame Chip Scale Package [LFCSP_VQ] Tape Reel Evaluation Board
063006-B
Package Option CP-64-3 CP-64-3
Pb-free part.
©2006 Analog Devices, Inc. rights reserved. Trademarks registered trademarks property their respective owners. D06296-0-10/06(0)
Rev. Page
Other recent searches
SLA7050M - SLA7050M SLA7050M Datasheet
NJU6060 - NJU6060 NJU6060 Datasheet
LPS200-M - LPS200-M LPS200-M Datasheet
HLMP-LB11 - HLMP-LB11 HLMP-LB11 Datasheet
HLMP-LM11 - HLMP-LM11 HLMP-LM11 Datasheet
HFE4225 - HFE4225 HFE4225 Datasheet
FM25L512 - FM25L512 FM25L512 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
