| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
AKD4368-A Evaluation board Rev.1 AK4368 GENERAL DESCRIPTION
Top Searches for this datasheet[AKD4368-A] AKD4368-A Evaluation board Rev.1 AK4368 GENERAL DESCRIPTION AKD4368 evaluation board 24bit with built-in Headphone Amplifier, AK4368. AKD4368 interface with AKM's evaluation boards. Therefore, it's easy evaluate AK4368. AKD4368 also digital audio interface achieve interface with digital audio systems opt-connector. Ordering guide AKD4368 -Evaluation board AK4368 (Cable connecting with printer port IBM-AT compatible control software packed with this. This control software does operate Windows NT.) FUNCTION Compatible with types interface Direct interface with AKM's converter evaluation boards On-board AK4114 which accepts optical input 10pin header serial control interface 3.6V 5.0V Regulator 3.0V AK4114 (DIR) AK4368 Data 10pin Header LOUT ROUT Figure AKD4368 Block Diagram Circuit diagram layout attached this manual. <KM077800> 2005/02 [AKD4368-A] Evaluation Board Manual Operation sequence power supply lines. [AVDD] (orange) 3.6V [HVDD] (orange) 3.6V [D3V] (orange) 3.6V [VCC] (red) 5.0V [AGND] (black) [DGND] (black) AVDD, DVDD PVDD AK4368 (typ. 2.4V) HVDD AK4368 (typ. 2.4V) 74LVC541 74LVC245A (typ. 2.4V) logic (typ. 5.0V) analog ground logic ground Each supply line should distributed from power supply unit. evaluation mode, jumper pins. (See followings.) Power AK4368 AK4114 should resets once bringing (DAC_PDN) (DIR_PDN) upon power-up. Evaluation mode case AK4368 evaluation using AK4114, necessary correspond audio interface format AK4368 AK4114. About AK4368's audio interface format, refer datasheet AK4368. About AK4114's audio interface format, refer Table this manual. Applicable Evaluation Mode Master Mode Slave Mode Slave Mode (3-1) case using (Optical Link) <default> (3-2) case connecting AK4368 with external Master Mode PORT3 (ROM) used. Nothing should connected PORT1 (DIR). MCLK, BICK, LRCK SDATA supplied from DSP. possible evaluate various sampling frequencies using built-in AK4368's PLL. 27MHz,26MHz,19.8MHz,19.68MHz, 19.2MHz,15.36MHz,14.4MHz,13MHz, 12MHz,11.2896MHz AK4368 MCKI MCKO BICK LRCK SDATA 256fs/128fs/64fs/32fs 32fs, 64fs MCLK BCLK LRCK SDTO Figure Master Mode <KM077800> 2005/02 [AKD4368-A] should SW1. SDTI,LRCK,BICK PORT3 should connected SDTO,LRCK,BICK DSP. case supplying MCKO from DSP, test pin(MCKO)on board should connected MCLK DSP. system clock supplied ways below. Supplied MCKI from JP12 PHASE JP13 BICK JP16 MCLK JP17 JP18 LRCK JP19 SDTI MCKO Supplied MCKI from MCLK(PORT3) JP12 PHASE JP13 BICK JP16 MCLK JP17 JP18 LRCK JP19 SDTI MCKO Slave Mode PORT3 (ROM) used. BICK,LRCK,SDATA supplied from DSP. Nothing should connected PORT1 (DIR). MCKO needed synchronous singal BICK LRCK. should SW1. 27MHz,26MHz,19.8MHz,19.68MHz, 19.2MHz,15.36MHz,14.4MHz,13MHz, 12MHz,11.2896MHz AK4368 MCKI MCKO BICK LRCK SDATA 256fs/128fs/64fs/32fs 32fs, 64fs MCLK BCLK LRCK SDTO Figure Slave Mode test (MCKO) board should connected MCLK DSP. System clock MCKI supplied from PORT3. Setup jumper pins same (1)PLL Master Mode. <KM077800> 2005/02 [AKD4368-A] Slave Mode AK4368 MCKO 256fs, 512fs 1024fs MCKI BICK LRCK SDATA 32fs MCLK BCLK LRCK SDTO Figure Slave Mode (3-1) case using (Optical Link) <default> PORT1 (DIR) used. generates MCLK, BICK, LRCK SDATA from received data through optical connector (TORX176). Nothing should connected PORT3 (DSP) J17. JP17(EXT)should short. should SW1. JP12 PHASE JP13 BICK JP16 MCLK JP17 JP18 LRCK JP19 SDTI MCKO When AK4114 used, JP14 (MKFS) JP15 (BCFS) used. Theerfore, JP14 (MKFS) should "x1" JP15 (BCFS) should "64fs". AK4114 does operate under 32kHz. Therefore, this mode corresponds 32kHz over. (3-2) case connecting AK4368 with external PORT3 (ROM) used. MCLK, BICK, LRCK SDATA supplied from PORT3. Nothing should connected PORT1 (DIR). JP17(EXT) should short. JP12 PHASE JP13 BICK JP16 MCLK JP17 JP18 LRCK JP19 SDTI MCKO When interface signals externally, JP14 (MKFS) JP15 (BCFS) used. Therefore, JP14 (MKFS) should "x1" JP15 (BCFS) should "64fs". JP12 (PHASE) jumper which decides polarity BICK, JP12 should "THR" "INV" according audio interface format. <KM077800> 2005/02 [AKD4368-A] Switch [SW1] Mode Setting AK4368 AK4114 "H", "L". Name DIF0 DIF2 CAD0 CAD1 ("H") ("L") AK4114 Audio Format Setting Table AK4114 X'tal Mode AK4114 Mode Fixed Master mode Slave mode Note: when PLL, Master Mode Table Mode Setting AK4368 AK4114 Mode DIF2 DIF0 AK4114 SDTO 16bit, justified 18bit, justified 24bit, justified 24bit, (default) Note: DIF1 fixed board Table Setting AK4114 audio interface format Other jumper pins (GND) Analog ground Digital ground OPEN Separated. <default> SHORT Common. (The connector "DGND" open.) JP14 (MKFS) MCLK Frequency 256fs<default> 512fs 1024fs JP15 (BCFS) BICK Frequency 32fs 32fs frequency 64fs 64fs frequency<default> function toggle Upper-side lower-side "L". [SW2] (DIR): Power down AK4114. Keep during normal operation. Keep when AK4114 used. [SW3] (PDN): Power down AK4368. Keep during normal operation. Indication [LED1] (ERF): Monitor INT0 AK4114. turns when some error occurred AK4114. <KM077800> 2005/02 [AKD4368-A] Serial Control AK4368 controlled printer port (parallel port) IBM-AT compatible Connect PORT4 (CTRL) with wire flat cable packed with AKD4368. Connect CCLK CDTI AKD4368 Wire Flat Cable 10pin Connector 10pin Header Figure Connect wire flat cable <KM077800> 2005/02 [AKD4368-A] Input Output circuit Set-up jumper Input Output circuits Input Circuit External analog signal through connector. MIN, LIN, Input circuits (SHORT) (SHORT) (SHORT) Figure MIN, LIN, Input circuits Output Circuit LOUT,ROUT Output Circuit LOUT LOUT ROUT ROUT Figure LOUT,RO Output Circuit <KM077800> 2005/02 [AKD4368-A] HPL, Output Circuit (SHORT) (SHORT) Figure HPL, Output Circuit 2)-1. Outputs pins applied 2)-2. Outputs pins applied assumes responsibility trouble when using circuit examples. <KM077800> 2005/02 [AKD4368-A] Control Software Manual Set-up evaluation board control software AKD4368 according previous term. Connect IBM-AT compatible with AKD4368 10-line type flat cable (packed with AKD4368). Take care direction 10pin header. (Please install driver CD-ROM when this control software used Windows 2000/XP. Please refer "Installation Manual Control Software Driver device control software". case Windows95/98/ME, this installation needed. This control software does operate Windows NT.) Insert CD-ROM labeled "AK4368 Evaluation Kit" into CD-ROM drive. Access CD-ROM drive double-click icon "akd4368.exe" control program. Then please evaluate according follows. Operation flow Keep following flow. control program according explanation above. Click "Port Reset" button. Click "Write default" button Explanation each buttons [Port Reset] [Write default] [All Write] [Function1] [Function2] [Function3] [Function4] [Function5]: [SAVE] [OPEN] [Write] interface board (AKDUSBIF-A) when using board. Initialize register AK4368. Write registers that currently displayed. Dialog write data keyboard operation. Dialog write data keyboard operation. sequence register setting executed. sequence that created [Function3] assigned buttons executed. register setting that created [SAVE] function main window assigned buttons executed. Save current register setting. Write saved values register. Dialog write data mouse operation. Indication data Input data indicated register map. letter indicates blue indicates "0". Blank part that defined datasheet. <KM077800> 2005/02 [AKD4368-A] Explanation each dialog [Write Dialog]: Dialog write data mouse operation There dialogs corresponding each register. Click [Write] button corresponding each register dialog. check check box, data becomes "1". not, "0". want write input data AK4368, click [OK] button. not, click [Cancel] button. [Function1 Dialog] Dialog write data keyboard operation Address Box: Data Box: Input registers address figures hexadecimal. Input registers data figures hexadecimal. want write input data AK4368, click [OK] button. not, click [Cancel] button. [Function2 Dialog] Dialog evaluate DATT There dialogs corresponding register 06h. Address Box: Input registers address figures hexadecimal. Start Data Box: Input starts data figures hexadecimal. Data Box: Input data figures hexadecimal. Interval Box: Data written AK4368 this interval. Step Box: Data changes this step. Mode Select Box: check this check box, data reaches data, returns start data. [Example] Start Data Data Data flow: check this check box, data reaches data, does return start data. [Example] Start Data Data Data flow: want write input data AK4368, click [OK] button. not, click [Cancel] button. <KM077800> 2005/02 [AKD4368-A] [SAVE] [OPEN] 4-1. [SAVE] current register setting values displayed main window saved file. extension file name "akr". <Operation flow> Click [SAVE] Button. file name click [SAVE] Button. extension file name "akr". 4-2. [OPEN] register setting values saved [SAVE] written AK4368. file type same [SAVE]. <Operation flow> Click [OPEN] Button. Select file (*.akr) Click [OPEN] Button. <KM077800> 2005/02 [AKD4368-A] [Function3 Dialog] sequence register setting executed. Click [F3] Button. default setting sequence DAC->HP(3D=OFF) displayed. Jump below default setting sequence used. other setting sequence required. control sequence. address, Data Interval time. "-1" address step where sequence should paused. Click [START] button. Then this sequence executed. sequence paused step Interval="-1". Click [START] button, sequence restarts from paused step. This sequence saved opened [SAVE] [OPEN] button Function3 window. extension file name "aks". Figure Window [F3] <KM077800> 2005/02 [AKD4368-A] [Function4 Dialog] sequence file (*.aks) saved [Function3] listed files, assigned buttons then executed. When [F4] button clicked, window shown Figure opens. Figure [F4] window <KM077800> 2005/02 [AKD4368-A] 6-1. [OPEN] buttons left side [START] buttons Click [OPEN] button select sequence file (*.aks) saved [Function3]. sequence file name displayed shown Figure case that selected sequence file name "DAC_Stereo_ON.aks") Figure [F4] window(2) Click [START] button, then sequence executed. 6-2. [SAVE] [OPEN] buttons right side [SAVE] name assign sequence file displayed [Function4] window saved file. file name "*.ak4". [OPEN] name assign sequence file(*.ak4) saved [SAVE] loaded. 6-3. Note This function doesn't support pause function sequence function. files used [SAVE] [OPEN] function right side need same folder. When sequence changed [Function3], sequence file (*.aks) should loaded again order reflect change. <KM077800> 2005/02 [AKD4368-A] [Function5 Dialog] register setting file(*.akr) saved [SAVE] function main window listed files, assigned buttons then executed. When [F5] button clicked, window shown Figure opens. Figure [F5] window 7-1. [OPEN] buttons left side [WRITE] button Click [OPEN] button select register setting file (*.akr). register setting file name displayed shown Figure case that selected file name "DAC_Output.akr") Click [WRITE] button, then register setting executed. <KM077800> 2005/02 [AKD4368-A] Figure [F5] windows(2) 7-2. [SAVE] [OPEN] buttons right side [SAVE] name assign register setting file displayed [Function5] window saved file. file name "*.ak5". [OPEN] name assign register setting file(*.ak5) saved [SAVE] loaded. 7-3. Note files used [SAVE] [OPEN] function right side need same folder. When register setting changed [SAVE] Button main window, register setting file (*.akr) should loaded again order reflect change. <KM077800> 2005/02 [AKD4368-A] MEASUREMENT RESULTS [Measurement condition] Measurement unit Audio Precession System Cascade MCLK 11.2896MHz BICK 64fs 44.1kHz 24bit Measurement mode Slave mode Power Supply HVDD 3.3V Measurement Filter 10Hz 20kHz Temperature Room Parameter Analog Output Characteristics HPAMP THD+N (-3dBFS Output) D-Range (-60dB Output, A-weighted) (A-weighted) LOUT THD+N (0dBFS Output) D-Range (-60dB Output, A-weighted) (A-weighted) Result (Lch Rch) -56.5 -57.0 90.7 90.7 90.8 90.8 -75.8 -75.7 88.7 88.4 88.7 88.4 Unit <KM077800> 2005/02 [AKD4368-A] [Plot Headphone Amp] -100 -140 -130 -120 AK4368 HP-AMP THD+N Input Level (fs= 44.1kHz, fin= 1kHz) -110 -100 dBFS Figure THD+N Input Level -100 AK4368 HP-AMP THD+N Input Frequency (fs= 44.1kHz, fin= 1kHz) Figure THD+N Input Frequency <KM077800> 2005/02 [AKD4368-A] -100 -110 -120 -130 -140 -140 AK4368 HP-AMP Linearity (fs= 44.1kHz, fin= 1kHz) -130 -120 -110 -100 dBFS Figure Linearity AK4368 HP-AMP Freq response(fs= 44.1kHz, Input Level= -3dB) Figure Frequency Response (Boost off) (including external HPF) <KM077800> 2005/02 [AKD4368-A] -100 -110 -120 -130 -140 -150 -160 AK4368 HP-AMP FFT(fs=44.1kHz, fin=1kHz, Input Level -3dB) Figure Plot(1kHz,-3dB) -100 -110 -120 -130 -140 -150 -160 AK4368 HP-AMP FFT(fs=44.1kHz, fin=1kHz, Input Level -60dB) Figure Plot(1kHz,-3dB) <KM077800> 2005/02 [AKD4368-A] -100 -110 -120 -130 -140 -150 -160 AK4368 HP-AMP Noise Floor data Input) Figure Plot(Noise Floor) -100 -110 -120 -130 -140 -150 -160 AK4368 HP-AMP Out-of-band Noise 100k Figure Out-band Noise <KM077800> 2005/02 [AKD4368-A] -100 -110 -120 4368 HP-AMP Crosstalk (fs= 44.1kHz, Input level= -3dB) Upper@1kHz:Rch->Lch; Lower@1kHz:Lch->Rch Figure Crosstalk IMPORTANT NOTICE These products their specifications subject change without notice. Before considering application, consult Asahi Kasei Microsystems Co., Ltd. (AKM) sales office authorized distributor concerning their current status. assumes liability infringement patent, intellectual property, other right application information contained herein. export these products, devices systems containing them, require export license other official approval under regulations country export pertaining customs tariffs, currency exchange, strategic materials. products neither intended authorized critical components safety, life support, other hazard related device system, assumes responsibility relating such use, except with express written consent Representative Director AKM. used here: hazard related device system designed intended life support maintenance safety applications medicine, aerospace, nuclear energy, other fields, which failure function perform reasonably expected result loss life significant injury damage person property. critical component whose failure function perform reasonably expected result, whether directly indirectly, loss safety effectiveness device system containing which must therefore meet very high standards performance reliability. responsibility buyer distributor product distributes, disposes otherwise places product with third party notify that party advance above content conditions, buyer distributor agrees assume responsibility liability hold harmless from claims arising from said product absence such notification. <KM077800> 2005/02 LOUT ROUT DGND AGND AVDD PVDD TP26 TP25 VCOC TP23 TP21 LOUT TP22 ROUT 0.1u C17(open) 4.7n TP24 TP20 PVSS VCOC PVDD MCKO HVSS TP19 DVSS MCKI AVDD AVDD BICK VCOM (short) (short) SDA/CDTI CAD0/CSN SCL/CCLK ROUT LRCK 3DCAP1 3DCAP2 3DCAP3 SDATA LOUT TP27 3DCAP1 4.7n TP29 470n 3DCAP3 TP28 3DCAP2 DVDD SDA/CDTI CAD0/CSN SCL/CCLK SDATA TP10 TP11 LRCK BICK TP12 MCKO 4368_PDN CAD0/CSN SCL/CCLK SDA/CDTI 4368_SDATA 4368_LRCK 4368_BICK 4368_I2C 4368_MCKO CDTO SDTO TP15 VCOM 0.1u AK4368 MUTET 0.1u DVDD HVDD 2.2u TP14 MCKI EXT_MCLK TP13 DVDD DVDD 0.1u TP16 HVDD 0.1u DVSS AVSS TP17 AVSS TP18 HVSS HVDD (short) Title Size AKD4368-A Rev.0 Document Number Date: AK4368 Sheet Friday, January 2005 R11(short) R14(short) R18(short) LOUT LOUT ROUT ROUT Title Size AKD4368-A Rev.0 Document Number Date: Input/Output Sheet Friday, December 2004 EXT_MCLK EXT_BICK DIR_BICK JP13 BICK 74AC74 74AC74 MCKO DIR_MCLK MCKO JP16 MCLK JP14 MKFS JP12 PHASE BICK JP15 BCFS 64fs 32fs 74HC14 X_LRCK JP17 74HC4040 Title Size AKD4368-A Rev.0 Document Number Date: CLOCK Sheet Friday, December 2004 74AC74, 74HC4040, 74HC14, 74HCT157, 74LS07, 74HCT04 TO92 VOUT PORT1 0.1u 0.1u 0.1u 0.1u 0.1u 0.1u 0.1u 0.1u 0.1u 0.1u 0.47u AVSS VCOM TEST1 AVDD INT1 DIF0 DIF2 CAD0 CAD1 IPS0 INT0 LED1 74HCT04 OCKS0 MODE DIF1 DIF2 AK4114 DIF0 OCKS1 CAD0 CAD1 TEST2 HSU119 IPS1 11.2896MHz 0.1u 74HC14 74HC14 P/SN DAUX SDTO 74HCT04 XTL0 MCKO2 74HCT04 DAUX XTL1 BICK DIR_BICK MCKO1 COUT UOUT DVDD BOUT VOUT TVDD DVSS DVSS LRCK SDTO DIR_SDTI 0.1u 0.1u DIR_LRCK DIR_MCLK PORT2 0.1u Title Size AKD4368-A Rev.0 Document Number Date: DIR/DIT Sheet Friday, December 2004 MCKO 4368_MCKO 0.1u 4368_SDATA 4368_I2C SCL/CCLK CAD0/CSN 4368_PDN CAD0 4368_BICK BICK 0.1u 4368_LRCK JP18 LRCK X_LRCK DIR_LRCK 74LVC541 74ALVC245 EXT_MCLK EXT_BICK MCLK BICK LRCK SDTI PORT3 PORT4 SCL/CCLK SDA/CDTI CDTO/SDA(ACK) JP19 SDTI DAUX CTRL 74HCT157 DIR_SDTI CAD1 HSU119 1.8k U10A 74HC14 0.1u 74HC14 SDA/CDTI 74LS07 Title CDTO AKD4368-A Rev.0 Document Number Size Date: LOGIC Sheet Friday, December 2004 U10B 74HC14 74LS07 U10C 74LS07 74HCT04 U10D 74LS07 74HCT04 U10E 74LS07 U10F 74HCT04 74LS07 Title Size AKD4638-A Rev.0 Document Number Date: Sheet Friday, December 2004 AVDD PVDD TP26 TP25 VCOC TP23 TP21 LOUT TP22 ROUT C17(open) 4.7n TP24 TP20 0.1u PVSS VCOC PVDD MCKO HVSS TP19 DVSS MCKI AVDD BICK VCOM (short) SDA/CDTI CAD0/CSN SCL/CCLK ROUT LRCK 3DCAP1 3DCAP2 3DCAP3 SDATA LOUT TP27 3DCAP1 4.7n TP29 470n 3DCAP3 TP28 3DCAP2 SDA/CDTI CAD0/CSN SCL/CCLK SDATA TP10 TP11 LRCK BICK TP12 MCKO TP15 VCOM 0.1u AK4368 MUTET 0.1u DVDD HVDD 0.1u TP16 HVDD 0.1u DVSS AVSS TP17 AVSS TP18 HVSS 2.2u TP14 MCKI TP13 DVDD Title Size AK4368-SUB 41BGA Document Number Date: AK4368 Sheet Friday, January 2005 Other recent searchesPQ25VB8M2FZ - PQ25VB8M2FZ PQ25VB8M2FZ Datasheet PQ25VB012FZ - PQ25VB012FZ PQ25VB012FZ Datasheet HLMP-HD51 - HLMP-HD51 HLMP-HD51 Datasheet EMD29 - EMD29 EMD29 Datasheet EMD29 - EMD29 EMD29 Datasheet EMD29 - EMD29 EMD29 Datasheet CG1A120000 - CG1A120000 CG1A120000 Datasheet AHK1084 - AHK1084 AHK1084 Datasheet 79C0832 - 79C0832 79C0832 Datasheet 242DY00011 - 242DY00011 242DY00011 Datasheet
Privacy Policy | Disclaimer |