AKD4103A-B AK4103A Evaluation Board Rev.0 GENERAL DESCRIPTIO

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

AKD4103A-B AK4103A Evaluation Board Rev.0 GENERAL DESCRIPTIO

Datasheet Thumbnail

Top Searches for this datasheet

[AKD4103A-B]
AKD4103A-B
AK4103A Evaluation Board Rev.0
GENERAL DESCRIPTION AKD4103A-B evaluation board AK4103A, 192kHz DIT. AKD4103A-B interface with AKM's converter evaluation boards AKM's evaluation boards. Therefore, easy evaluate AK4103A. AKD4103A-B also digital audio interface achieve interface with digital audio systems optical link, unbalance balance connector. Ordering guide
AKD4103A-B -Evaluation board AK4103A cable connecting with printer port IBM-AT compatible control software packed with this. control software does operate Windows NT.)
FUNCTION Digital interface Compatible with types interface Direct interface with AKM's ADC, evaluation boards 10pin header Optical/BNC/XLR output Serial control data input/output port (10-pin port)
Control
AK4103A
C,U,V
Serial Data (For DIT)
Figure AKD4103A-B Block Diagram *Circuit diagram layout attached this manual.
<KM076800>
2004/11
[AKD4103A-B]
Evaluation Board Manual
Operating sequence power supply lines. (Red) [GND] (Black) evaluation mode jumper pins. (Refer following item.) Connect cables. (Refer following item.) Power AK4103A should reset once bringing PDN(SW2) upon power-up.
Evaluation modes Evaluation Serial Data in(10pin port) AK4103A S/PDIF out(optical BNC) MCLK, BICK, LRCK SDTI input 10pin header (PORT5: DIT). AKD4103A-B connected with AKM's evaluation board 10-line cable.
Set-up Bi-phase output signal Connector JP19 (TXP) Optical (PORT4) (J3) (J4) Table Set-up
Set-up clock input output used signals MCLK, LRCK, BICK SDTI (DAUX). signal level outputted inputted from PORT5 Clock PORT MCLK PORT5 BICK PORT5 LRCK PORT5 SDTI PORT5 (DAUX) Table Clock input/output
<KM076800>
2004/11
[AKD4103A-B]
CKS1 (SW3_5) CKS1
CKS0 (Sub_JP19) CKS0
MCLK
(max) Default
128fs 28k-192 256fs 28k-108 384fs 28k-54 512fs 28k-54 Table Master Clock Frequency Select
b-1. Set-up input/output BICK LRCK Please (DIT_I/O) according setup audio format AK4103A (Refer Table Audio format SW3_8 (DIT_I/O) Slave mode Master mode Table Set-up DIT_I/O Set-up audio data format sets 1_2, SW1_4 synchronous mode. Please DIF2-0 asynchronous mode.
Mode DIF2 (SW1_4) DIF2 DIF1 (SW1_3) DIF1 DIF0 (SW1_2) DIF0 SDTI 24bit, Left justified 24bit, Left justified 24bit, Left justified 24bit, Left justified 24bit, Left justified 24bit, 24bit, Left justified 24bit, LRCK BICK 64fs 64fs 64fs 64fs 64fs 64fs 64-128fs 64-128fs
Default
Default
Table Audio format
<KM076800>
2004/11
[AKD4103A-B]
Inputs synchronous mode)
synchronous mode (ANS=1), C(channel status), U(user data) V(validity) input 10pin header (PORT3: BCUV). output normal mode (TRANS=0), input audio routing mode (TRANS=1). case audio routing mode, BLS, directly input from AKD4114 10-line flat cable. layout PORT3 shown Figure
PORT3 BCUV
Figure PORT3 layout
Serial control
AK4103A controlled pins synchronous mode (ANS=1) internal register asynchronous mode (ANS=0). Synchronous/Asynchronous mode Table Mode Synchronous Asynchronous SW1-6 (ANS) JP18 (SDA/CDTO) FS3=1: Short "CDTO/CM0=H" side. FS3=0: Short "CM0=L" side. Short "CDTO/CM0=H" side. Table Synchronous/Asynchronous mode Sub_JP20 (ANS) Open. Short. Default
asynchronous mode (ANS=0), AK4103A controlled printer port (parallel port) IBM-AT compatible Connect PORT6 (uP-I/F) with 10-line flat cable packed with AKD4103A-B. Take care direction connector. There mark pin#1. layout PORT6 shown Figure
PORT6
Figure PORT6 layout Control software packed with AKD4103A-B. software manual included this eva-board manual.
<KM076800>
CDTO
CCLK
CDTI
2004/11
[AKD4103A-B]
Toggle switch set-up Reset switch AK4103A. during normal operation. Bring once after power supplied.
switch (SW1) set-up: -off- means Switch Name Function IPS0 Don't care DIF0 Set-up DIF0 pin. synchronous mode) DIF1 Set-up DIF1 pin. synchronous mode) DIF2 Set-up DIF2 pin. synchronous mode) IPS1/IIC Don't care Set-up pin. "L": asynchronous mode, "H": synchronous mode TEST Don't care ACKS Don't care
Default
switch (SW3) set-up: -off- means Switch Name Function Sampling frequency select synchronous mode (ANS=1). (See datasheet.) PSEL Don't care CKS1 Set-up CKS1 pin. synchronous mode) Set-up TRANS pin. "L": normal mode, "H": audio routing mode TRANS DIR_I/O Don't care Set-up transmission direction 74AC245 DIT_I/O "L": When inputting from PORT5, "H": When outputting from PORT5
Default
Jumper Jumper Name
D3V/VD
SDA/CDTO
TXP1
19(sub)
CKS0
20(sub)
Function Set-up Power supply source 74AC245. (default) Set-up Synchronous mode short "CDTO/CM0=H" pin="H" short "CM0=L" pin="L" Asynchronous mode: short "CDTO/CM0=H" (default) Set-up TXP1 output circuit. Optical (default) Set-up CKS0 Open CKS0 pin="H" Short CKS0 pin="L" (default) Set-up depending synchronous asynchronous mode Open synchronous mode Short asynchronous mode (default)
<KM076800>
2004/11
[AKD4103A-B]
Control Software Manual Set-up evaluation board control software
AKD4103A-B according previous term. Connect IBM-AT compatible with AKD4103A-B 10-line type flat cable (packed with AKD4103A-B). Take care direction 10pin header. (Please install driver CD-ROM when this control software used Windows 2000/XP. Please refer "Installation Manual Control Software Driver device control software". case Windows95/98/ME, this installation needed. This control software does operate Windows NT.) Insert CD-ROM labeled "AKD4103A-B Evaluation Kit" into CD-ROM drive. Access CD-ROM drive double-click icon "akd4103a-b0.exe" control program. Then please evaluate according follows.
Operation flow
Keep following flow. control program according explanation above. Click "Write default" button. Then dialog input data.
Explanation each buttons
[Port Setup] [Write default] [All Write] [Read All] [Function1] [F3] [SAVE] [OPEN] [Write] [Read] printer port. Initialize register AK4103A. Write registers that currently displayed. registers AK4103A read. Dialog write data keyboard operation. Dialog sequential writing. Save current register setting. Write saved values register. Dialog write data mouse operation. data corresponding each register read.
<KM076800>
2004/11
[AKD4103A-B]
Explanation each dialog
[Function1 Dialog] Dialog write data keyboard operation Address Box: Data Box: Input register address figures hexadecimal. Input register data figures hexadecimal.
want write input data AK4103A, click "OK" button. not, click "Cancel" button. [Write Dialog] Dialog write data mouse operation There dialogs corresponding each register. Click "Write" button corresponding each register dialog. check check box, data becomes "1". not, "0". want write input data AK4103A, click "OK" button. not, click "Cancel" button.
Indication data
Input data indicated register map. letter indicates blue indicates "0". Blank part that defined datasheet.
Attention operation
Function1 dialog, input data boxes. Attention dialog indicated input data address that specified datasheet click "OK" button before input data. that case dialog input data once more again. These operations does need click "Cancel" button check check box.
<KM076800>
2004/11
[AKD4103A-B]
Revision History
Date (YY/MM/DD) 04/11/22 Manual Board Revision Revision KM076800 Reason First edition Contents
IMPORTANT NOTICE These products their specifications subject change without notice. Before considering application, consult Asahi Kasei Microsystems Co., Ltd. (AKM) sales office authorized distributor concerning their current status. assumes liability infringement patent, intellectual property, other right application information contained herein. export these products, devices systems containing them, require export license other official approval under regulations country export pertaining customs tariffs, currency exchange, strategic materials. products neither intended authorized critical components safety, life support, other hazard related device system, assumes responsibility relating such use, except with express written consent Representative Director AKM. used here: hazard related device system designed intended life support maintenance safety applications medicine, aerospace, nuclear energy, other fields, which failure function perform reasonably expected result loss life significant injury damage person property. critical component whose failure function perform reasonably expected result, whether directly indirectly, loss safety effectiveness device system containing which must therefore meet very high standards performance reliability. responsibility buyer distributor product distributes, disposes otherwise places product with third party notify that party advance above content conditions, buyer distributor agrees assume responsibility liability hold harmless from claims arising from said product absence such notification.
<KM076800>
2004/11
FS3/CDTO
CKS1
LRCK
FS2/CCLK
CKS1
FS1/CDTI
FS0/CSN
TRANS
MCLK
FS3/CDTO
BICK BICK
TRANS DIF2
DIF2
DIF1
DIF1
BICK
MCLK DIF0
DIF0
SDTI BICK LRCK
FS/CSN
0.1u
FS1/CDTI
CKS1
CKS1 JP19
FS2/CCLK
CKS0
CKS0
FS3/CDTO
FS3/CDTO
JP20
AK4103A
DIF2 DIF1 DIF0 DIF1 DIF2 SDTI
DIF0
Title Size Date:
AKD4103A
Document Number
Monday, November 2004 Sheet
D3V/VD
AVDD AVDD
0.1u
0.1u0.1u0.1u
0.1u 0.1u
P/SN/ANS ACKS
P/SN/ANS
ACKS
TVDD/VDD
RXN0
RXP0
short
TA48M033F
AVDD
AVDD
short
IPS0 DIF0 DIF1 DIF2/XSEL IPS1/IIC P/SN/ANS TEST ACKS
AVDD
AVDD
IPS0/RX4 DIF0 IPS1/IIC P/SN/ANS TEST ACKS DIF0/RX5 DIF1 JP10 DIF2/XSEL
TEST
TEST
DIF1/RX6
DIF2/XSEL/RX7
EMCK1 DAUX1
DVDD
DVDD
1S1588
74HC14
74HC14
DAUX2
DAUX
EMCK2 DAUX2
0.1u
MCKO1
74LVC157 MCKO2
OVDD
OVDD
BICK
SDTO
LRCK
Title Size Date:
AKD4103A-B
Document Number
MAIN
Friday, November 2004 Sheet
PORT3 T45_BK JP19 T45_BK TXP1
VOUT
BCUV
TVDD/VDD
VOUT
TVDD
PORT4
TOTX176
DA02-F
TXP1
0.1u
0.1u
JP14 JP15
TXN1
DA02-F
0.1u
XLOUT
TXN1
MCLK
MCKO EMCK D3V/VD EMCK1
100k
PORT5
DAUX1 JP16
ELRCK
100k
100k
100k
D3V/VD
MCLK BICK LRCK DAUX
OVDD OVDD
EBICK
DIT_I/O
74AC245
JP17
ELRCK
74HC14
EMCK2
EMCK
ELRCK
INT0
74HC14
INT1
CM0/CDTO/CAD1
74HC14
P/SN/ANS
SCL/CCLK SDA/CDTI SDA(ACK)/CDTO
OCKS0/CSN/CAD0
PORT6
CM1/CDTI/SDA
OCKS1/CCLK/SCL
74LS07 DVDD DVDD
uP-I/F
74HC14 CM1/FS1 OCKS1/FS2 OCKS0/FS0 PSEL XTL0/CKS1 XTL1/TRANS DIR_I/O DIT_I/O JP18
74LVC157
CDTO/CM0=H CM0=L
IPS1/IIC IPS1/IIC
74LS07
SDA/CDTO
PSEL D3V/VD
XTL0
XTL1
DIR_I/O DIT_I/O
74LS07
74LS07
74LS07
74LS07
Title Size Date:
AKD4103A-B
Document Number
MAIN
Friday, November 2004 Sheet
AKD4103A-B
AKD4115-A
AKD4115-A L1_SILK

AKD4103A-B AK4103A Evaluation Board Rev.0 GENERAL DESCRIPTIO

Top Searches for this datasheet

Other recent searches