The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

Dual Input References Hitless Switch Over 1.544 -38.88 Output Composit


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



Stratum Timing Module (STM-S3E)
Dual Input References Hitless Switch Over 1.544 -38.88 Output Composite Hold Over Mode Fast Acquisition Mode Hold Over Good Indicator Phase Buildout Indicator Alarms Reference Frequency Limit Alarm
Application
Connor-Winfield Stratum Simplified Control Timing Module acts complete system clock module Stratum timing applications accordance with GR-1244CORE, Issue GR-253-CORE, Issue ITU-T G.812, Option Connor-Winfield's Stratum Timing module helps reduce cost your design minimizing your development time maximizing your control system clock with simplified design.
Bulletin Page Revision Date Issued
TM012 MBATTS
General Description
Connor-Winfield's STM-S3E timing module provides Stratum synchronization complete system clock solution single module accordance with GR-1244CORE Issue GR-253-CORE Issue ITU-T G.812 Option III. STM-S3E provides reliable network element clock reference line cards used TDM, PDH, SONET, application environments. Typical applications include digital cross talks, DSLAMs, ADMs, multiservice platforms, switches routers. STM-S3E meets Hold Over requirements over 70°C temperature range. power requirement will draw maximum during initial start-up period then drop typical current during normal operating conditions. accepts input references manufactured supply fixed frequency from 1.544 38.88 MHz. STM-S3E offers user selectable modes operation, Reference Reference Hold Over Free Run. Mode operation selected control pins (Table current mode operation also indicated status pins (Table Free default mode control signals asserted control pins. Reference mode Reference mode primary operating modes. When module locked valid reference, time after initial power reset, module considered normal operating mode. During normal operation output frequency phase locked input reference frequency. offset between input output dependant upon amount noise that present reference signal. input tolerances, refer Table Hold Over mode provides stable frequency that guaranteed within ±0.012 over entire temperature range first hours after entry into Hold Over. Hold Over valid seconds after reference selected continues running average every seconds next 1049 seconds. Long-term Hold Over values based 1049 second moving window average. Hold Over values updated during during Fast Acquisition mode. Hold Over values buffered least seconds allow enough time respond alarm. Free mode operation which module locked reference output frequency solely dependent initial frequency setting internal oscillator. output frequency Free guaranteed ±4.6ppm nominal frequency. fifth, automatic mode operation Fast Acquisition mode. Fast Acquisition mode entered whenever Reference been selected. After reference been selected, module uses internal filtering that limits frequency movement less than ppm/sec. seconds module switches slower 0.001Hz filter. While normal mode, phase error greater than Fast Acquisition mode will initiated. Fast Acquisition mode further described fast start mode GR-1244CORE, Issue 3.6. STM-S3E reset asserting logic signal Reset cycling power. Using Reset manual reset recommend method resetting module. Resetting module cycling power requires more time restablization internal ovenized oscillator. STM-S3E provides user with non-interruptive TriState capabilities. asserting logic high signal TriState pin, user able Tri-State outputs. While Tri-State, module continues normal operations accepts normal inputs. When module released from Tri-State, output signals valid. STM-S3E module provides three output frequencies. Sync_Out primary synchronized output. phase locked input reference during normal operation fixed frequency when operating Hold Over Free Run. Clock_Out provides frequency output that comes from independent, undisciplined, free running oscillator that ±4.6 from nominal frequency. This output typically used reference frequency qualification. output derived from Sync_Out output. STM-S3E module provides variety alarm indicators alert user multiple conditions that affect overall performance their system. (Loss Reference) alarm indicates that active reference been lost. (Reference Frequency Limit) indicates that Sync_Out frequency more from Free frequency. (Phase Build Out) indicates that phase transient greater than over second interval occurred. indicator will remain high long phase transient condition exists. Mode Alarm used indicate that module normal operating mode. Conditions that will cause Mode Alarm high Hold Over, Free Run, Fast Acquisition Modes when Phase Build been active more than seconds. During latter condition, both Mode Alarm indicator indicator will high. Table full description input control pins output indicator pins. Hold Over Good indicates that initial average been acquired provide qualified Hold Over frequency. module requires approximately seconds from reference switch mode switch reference reacquire valid average before indicator goes high (Fig. 17). Initially, entry into Hold Over prior this will result Free frequency. After first Hold Over Good indication, entry into Hold Over will last valid Hold Over frequency. STM-S3E meets requirements wander generation wander transfer required GR-1244, sections 5.4. Figures show typical results. also complies with phase transient requirements during Reference Rearrangement, Entry into Hold Over, transient. figures typical performance results requirement masks. Input jitter attenuated about decade minimize jitter noise from being passed other network elements clocks. Figure illustrates STMS3E's typical roll attenuated jitter.
Preliminary Data Sheet TM012
Page
Rev:
Date: 05/20/
Copyright 2002 Connor-Winfield Corp. Rights Reserved Specifications subject change without notice
Table
Symbol Parameter Power Supply Voltage Input Voltage Storage Temperature Voltage Applied Tri-State Output
Absolute Maximum Rating
Minimum -0.5 -0.5 -0.5 Nominal Maximum Units Volts Volts deg. Volts Notes
Table
Symbol Parameter Power Supply Voltage High level input voltage CMOS level input voltage CMOS
Recommended Operating Conditions
Minimum 4.75 Nominal Maximum 5.25 5.25 Units Volts Volts Volts Notes
Table
Symbol Parameter High level output voltage, -4.0mA, min. level output voltage, 8.0mA, max.
Characteristics
Minimum Nominal Maximum Units Volts Volts Notes
Table
Parameter Frequency Range (Sync_Out) Frequency Range (Clk_Out) Supply Current Timing Reference Inputs Jitter, Wander Phase Transient Tolerances Wander Generation Wander Transfer Jitter Generation Jitter Transfer Phase Transients Sync_Out (Pin #15) Free Accuracy Clock_Out (Pin #18) Accuracy Hold Over Stability Inital Offset Temperature Drift Maximum Hold Over History Minimum Time Hold Over Pull-in/ Hold-in Range Lock Time Lock Accuracy Alarm Limit
Specifications
Specifications 1.544 38.88 1.544 51.84 typical, during warm-up (Maximum) GR-1244-CORE 3.2.1 GR-1244-CORE 4.2-4.4, GR-253-CORE 5.4.4.3.6 GR-1244-CORE 5.3, GR-253-CORE 5.4.4.3.2 GR-1244-CORE GR-1244-CORE 5.5, GR-253-CORE 5.6.2.3 GR-1244-CORE 5.5, GR-253-CORE 5.6.2.1 GR-1244-CORE 5.6, GR-253-CORE 5.4.4.3.3 ±4.6 over temperature range ±4.6 over temperature range ±0.012 ±0.001 ±0.010 ±0.001 1049 seconds seconds after reference rearrangement from Free frequency sec. 0.001 (GR-1244-CORE 2.8) from Free frequency Notes
NOTES: 1.0: Stresses beyond those listed under Absolute Maximum Rating cause damage device. Operation beyond Recommended Conditons implied. 2.0: 3.0: Inputs 3.3V CMOS,5V tolerant Logic 3.3V CMOS
4.0: 5.0:
6.0:
Hold Over stability cumulative fractional frequency offset described GR-1244-CORE, Pull-in Range maximum frequency deviation from nominal clock rate reference inputs timing module that overcome pull into sychronization with reference After seconds stable temperature (±5°
Preliminary Data Sheet TM012
Copyright 2002 Connor-Winfield Corp.
Page
Rev:
Date: 05/20/
Rights Reserved Specifications subject change without notice
Description
Table
internally. internally. freq. Tri-State Hold Over Good Mode Alarm CNTL CNTL Sync_Out Future Clock_Out Future External Reference External Reference Tri-State control outputs. Hi-Z condition, Normal operation. pulled Indicates that module acquired enough data provide average Hold Over value. Alarm indicator output. Alarm condition, Normal operation. Mode control input. pulled internally. Mode control input. pulled internally. Reference frequency limit alarm phase locked loop. Unit from Free Ground System clock output Reserved future use. assert this Ground independent, Stratum clock output with required ±4.6 accuracy. used general purpose clock Reserved future use. assert this Ground External reference input Ground External reference input Volt supply
Connection
Status Status Output Reset
Description
Mode indicator. Mode indicator. Loss Reference indicator. active reference been lost. Phase build indicator. module phase build condition. Ground Derived from Sync_Out. Master reset module. pulse will reset module. logic minimum recommended ensure complete reset. This pulled high
Control Inputs
Table
CNTL CTNL Mode Selected Free Reference Reference Hold Over
Status Outputs
Table
Status Status Mode Free Reference Reference Hold Over
Preliminary Data Sheet TM012
Page
Rev:
Date: 05/20/
Copyright 2002 Connor-Winfield Corp. Rights Reserved Specifications subject change without notice
Assignment
Figure
+5Vdc External Reference External Reference Future Clock_Out Future Sync_Out
Status Status output Reset Tri-State Hold Over Good Mode Alarm CNTL CNTL
Bottom View
Typical Application Setup
Figure
Power Supply
+5Vdc External Reference Network Timing Reference Input BITS External Reference Future Independent Free Clock_Out Future System Clock Sync_Out
Status Status output Reset Tri-State Hold Over Good Mode Alarm CNTL CNTL System Control State Machine
Preliminary Data Sheet TM012
Copyright 2002 Connor-Winfield Corp.
Page
Rev:
Date: 05/20/
Rights Reserved Specifications subject change without notice
Functional Truth Table
Table CNTLB CNTLA
Mode
Free Free Reference Reference Reference Reference
Status1Status0 Alarm
Condition
Normal Operation Unit Fast Acquire mode Output freq. more from Free mode freq. Selected reference signal detected unit pseudoHold Over* Phase build-out occuring selected reference Phase build-out occuring continuously occurred least seconds unit pseudo-Hold Over* Normal Operation Unit Fast Acquire mode Output freq. more from Free mode freq. Selected reference signal detected unit pseudoHold Over* Phase build-out occuring selected reference Phase build-out occuring continuously occurred least seconds unit pseudo-Hold Over*
Reference Reference
Reference Reference Reference Reference
Reference Reference
Hold Over Hold Over
*Psuedo-Hold Over condition when module longer tracking reference holding last output that sent Sync_Out pin. Variations output frequency only drift OCXO.
Preliminary Data Sheet TM012
Page
Rev:
Date: 05/20/
Copyright 2002 Connor-Winfield Corp. Rights Reserved Specifications subject change without notice
Functional Block Diagram
Figure
CNTLA CNTLB
Fast Acquire Free Hold Over
Mode Alarm
RESET Status Status Hold Over Good
OCXO Voltage Regulation TCXO
Sync_Out
Output Clk_Out
Preliminary Data Sheet TM012
Copyright 2002 Connor-Winfield Corp.
Page
Rev:
Date: 05/20/
Rights Reserved Specifications subject change without notice
Wander Generation TDEV
Figure
GR-1244-CORE, Fig. 5-4, GR-253-CORE, 5-8, Wander Generation-TDEV Wander Generation TDEV
TDEV (ns)
0.01
Integration Time (sec)
1000
10000
Wander Generation MTIE
Figure
1000
GR-1244-CORE, 5-5, Wander Generation-MTIE GR-253-CORE, Fig. 5-17, MTIE SONET clock Wander Generation MTIE
MTIE (ns)
Observation Time (sec)
1000
10000
100000
Preliminary Data Sheet TM012
Page
Rev:
Date: 05/20/
Copyright 2002 Connor-Winfield Corp. Rights Reserved Specifications subject change without notice
Wander Transfer TDEV
Figure
10000
GR-1244-CORE, Fig5-6, Wander Transfer Calibrated Wander Transfer TDEV
1000
TDEV (ns)
0.01
Integration Time (sec)
1000
10000
MTIE During Reference Rearrangement
Figure
1000
GR-1244-CORE, Fig. 5-7, Phase Transient during Rearrangement Reference Switch MTIE
MTIE (ns)
0.01
Observation Time (sec)
1000
Preliminary Data Sheet TM012
Copyright 2002 Connor-Winfield Corp.
Page
Rev:
Date: 05/20/
Rights Reserved Specifications subject change without notice
Entry into Hold Over MTIE
Figure
10000 GR-1244-C 5-8, hase Transient MTIE Masks ntry into Hold Over ntry Hold Over MTIE
1000
MTIE (ns)
0.01
servation (sec)
1000
10000
Phase Transient MTIE
Figure
10000
GR-1244-CORE 5-9, hase Trans ient Trans ient
1000
MTIE (ns)
0.001
0.01
1000
10000
Obse tion
Preliminary Data Sheet TM012
Page
Rev:
Date: 05/20/
Copyright 2002 Connor-Winfield Corp. Rights Reserved Specifications subject change without notice
Jitter Attenuation
Figure
Jitter attenuation (-dB)
5.715
10.0
100.0 0.0001
0.001
0.01
INPU Jitte
Hold Over Stability over Temperature
Figure
Preliminary Data Sheet TM012
Copyright 2002 Connor-Winfield Corp.
Page
Rev:
Date: 05/20/
Rights Reserved Specifications subject change without notice
Typical Current Consumption Over Temperature
Figure
0.900
38.88MHz 19.44MHz
0.800
16.384MHz
Current (Amps)
0.700
0.600
0.500
0.400
emperature (°C)
Typical Phase Build MTIE
Figure
Preliminary Data Sheet TM012
Page
Rev:
Date: 05/20/
Copyright 2002 Connor-Winfield Corp. Rights Reserved Specifications subject change without notice
Phase Build Frequency Change
Figure
Mode Switch Timing
Figure
Phase Buildout Indicator
Change Control Inputs
Mode Alarm
Operational Mode Indicator
transition period between 402.125 transition period 2.125
msec 4.125 msec
Loss Reference Timing
Figure
Alarm Timing
Figure
Limit High Frequency Sync_Out
(Nominal Frequency)
External Reference Input
Limit Frequency
Alarm
Alarm tAon msec tAon 6.125 msec msec tAoff 2.125 msec tAoff
2.125 msec
*The updated only when output changes level. maximum update rate
Preliminary Data Sheet TM012
Copyright 2002 Connor-Winfield Corp.
Page
Rev:
Date: 05/20/
Rights Reserved Specifications subject change without notice
Hold Over Good Timing
Figure
Mounting Clearance Dimensions
Figure
Reset*
High
.020" MAX.
Mode
Mode Alarm Indicator ~650 Hold Over Good Indicator
.020"
.030" LAND
Automatic power when asserted manually.
SOLDER AND/OR WIRE TAGS SHALL EXTEND MORE THAN .020" BELOW BOARD BOTTOM SURFACE
Preliminary Data Sheet TM012
Page
Rev:
Date: 05/20/
Copyright 2002 Connor-Winfield Corp. Rights Reserved Specifications subject change without notice
Package Dimensions
Figure
Preliminary Data Sheet TM012
Copyright 2002 Connor-Winfield Corp.
Page
Rev:
Date: 05/20/
Rights Reserved Specifications subject change without notice
Revision
Revision DateNotes 6/29/00 8/28/00 10/16/00 6/6/01 9/18/01 3/6/02 5/20/02 Preliminary informational realease Included additional frequencies Changed format Changed reflect enhancements Added tolerant note Changed mech. height 0.620 Updated Fig.9

Other recent searches


SN74GTLPH306 - SN74GTLPH306   SN74GTLPH306 Datasheet
SFDCB3887F - SFDCB3887F   SFDCB3887F Datasheet
OM5804 - OM5804   OM5804 Datasheet
AN98082 - AN98082   AN98082 Datasheet
MCF5213 - MCF5213   MCF5213 Datasheet
MAX803 - MAX803   MAX803 Datasheet
MAX809 - MAX809   MAX809 Datasheet
MAX810 - MAX810   MAX810 Datasheet
MAX803 - MAX803   MAX803 Datasheet
IM-6-RFCS-40 - IM-6-RFCS-40   IM-6-RFCS-40 Datasheet
DG3408 - DG3408   DG3408 Datasheet
3409 - 3409   3409 Datasheet
AM-320240N6TMQW-T50H-A - AM-320240N6TMQW-T50H-A   AM-320240N6TMQW-T50H-A Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive