Non-Volatile SRAM MODULE 4Mbit (512K 8-Bit),32Pin-DIP, Part HMN5128D

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Non-Volatile SRAM MODULE 4Mbit (512K 8-Bit),32Pin-DIP, Part HMN5128D

Datasheet Thumbnail

Top Searches for this datasheet

HMN5128D
Non-Volatile SRAM MODULE 4Mbit (512K 8-Bit),32Pin-DIP, Part HMN5128D
HMN5128D Nonvolatile SRAM 4,194,304-bit static organized 524,288 bytes bits. HMN5128D self-contained lithium energy source provide reliable non-volatility coupled with unlimited write cycles standard SRAM integral control circuitry which constantly monitors single supply out-oftolerance condition. When such condition occurs, lithium energy source automatically switched sustain memory until after returns valid write protection unconditionally enabled prevent garbled data. addition SRAM unconditionally write-protected prevent inadvertent write operation. this time integral energy source switched sustain memory until after returns valid. HMN5128D uses extremely standby current CMOS SRAM's, coupled with small lithium coin cells provide nonvolatility without long write-cycle times write-cycle limitations associated with EEPROM.
FEATURES
Access time 85,120, High-density design 4Mbit Design Battery internally isolated until power applied Industry-standard 32-pin 512K pinout Unlimited write cycles Data retention absence 10-years minimum data retention absence power Automatic write-protection during power-up/power-down cycles Data automatically protected during power loss Conventional SRAM operation; unlimited write cycles
ASSIGNMENT
32-pin Encapsulated Package
OPTIONS
Timing
MARKING
-120 -150
www.hbe.co.kr Rev. (April, 2002)
HANBit Electronics Co.,Ltd
FUNCTIONAL DESCRIPTION
HMN5128D
HMN5128D executes read cycle whenever inactive(high) active(low). address specified address inputs(A0-A18) defines which 524,288 bytes data accessed. Valid data will available eight data output drivers within tACC (access time) after last address input signal stable. When power valid, HMN5128D operates standard CMOS SRAM. During power-down power-up cycles, HMN5128D acts nonvolatile memory, automatically protecting preserving memory contents. HMN5128D write mode whenever signals active (low) state after address inputs stable. later occurring falling edge will determine start write cycle. write cycle terminated earlier rising edge /WE. address inputs must kept valid throughout write cycle. must return high state minimum recovery time (tWR) before another cycle initiated. control signal should kept inactive (high) during write cycles avoid contention. However, output been enabled (/CE active) then will disable outputs tODW from falling edge. HMN5128D provides full functional capability greater than write protects 4.37 nominal. Powerdown/power-up control circuitry constantly monitors supply power-fail-detect threshold VPFD. When falls below VPFD threshold, SRAM automatically write-protects data. inputs become "don't care" outputs high impedance. falls below approximately power switching circuit connects lithium energy soure retain data. During power-up, when rises above approximately volts, power switching circuit connects external disconnects lithium energy source. Normal operation resume after exceeds volts.
BLOCK DIAGRAM
A0-A18
DESCRIPTION
512K SRAM Block
A0-A18 Address Input Chip Enable
DQ0-DQ7 Power
Ground DQ0-DQ7 Data Data Write Enable Output Enable
Power Fail Control Lithium Cell
VCC: Power (+5V) Connection
www.hbe.co.kr Rev. (April, 2002)
HANBit Electronics Co.,Ltd
TRUTH TABLE
MODE selected Output disable Read Write OPERATION High High DOUT
HMN5128D
POWER Standby Active Active Active
ABSOLUTE MAXIMUM RATINGS
PARAMETER voltage applied relative Voltage applied excluding relative Operating temperature Storage temperature Temperature under bias Soldering temperature SYMBOL TOPR TSTG TBIAS TSOLDER RATING -0.3V 7.0V -0.3V 7.0V 70°C -40°C 70°C -10°C 70°C 260°C second VCC+0.3 CONDITIONS
NOTE: Permanent device damage occur Absolute Maximum Ratings exceeded. Functional operation should restricted Recommended Operating Conditions detailed this data sheet. Exposure higher than recommended voltage extended periods time could affect device reliability.
RECOMMENDED OPERATING CONDITIONS TOPR
PARAMETER Supply Voltage Ground Input high voltage Input voltage SYMBOL 4.5V -0.3 TYPICAL 5.0V 5.5V Vcc+0.3V 0.8V
NOTE: Typical values indicate operation
www.hbe.co.kr Rev. (April, 2002)
HANBit Electronics Co.,Ltd
ELECTRICAL CHARACTERISTICS (TA= TOPR, VCCmin VCCmax
PARAMETER Input Leakage Current Output Leakage Current Output high voltage Output voltage Standby supply current Standby supply current CONDITIONS VIN=VSS /CE=VIH /OE=VIH /WE=VIL IOH=-1.0mA IOL= 2.1mA /CE=VIH VCC-0.2V, 0.2V, VCC-0.2V Min.cycle,duty=100%, Operating supply current /CE=VIL, II/O=0 A17< A17> VIH, A18< A18> Power-fail-detect voltage Supply switch-over voltage NOTE: Typical values indicate operation VPFD 4.30 4.37 ISB1 SYMBOL TYP.
HMN5128D
UNIT
4.50
CAPACITANCE (TA=25 f=1MHz, VCC=5.0V)
DESCRIPTION Input Capacitance Input/Output Capacitance CONDITIONS Input voltage Output voltage SYMBOL CI/O UNIT
CHARACTERISTICS (Test Conditions)
PARAMETER Input pulse levels Input rise fall times Input output timing reference levels Output load (including scope jig) VALUE 1.5V unless otherwise specified) Figures 1and
Figure Output Load DOUT 1.9K
DOUT
1.9K
Figure Output Load
www.hbe.co.kr Rev. (April, 2002)
HANBit Electronics Co.,Ltd
READ CYCLE (TA= TOPR, VCCmin VCCmax
PARAMETER Read Cycle Time Address Access Time Chip enable access time Output enable Output valid Chip enable output Output enable output Chip disable output high Output disable output high Output hold from address change SYMBOL tACC tACE tCLZ tOLZ tCHZ tOHZ Output load Output load Output load Output load Output load Output load Output load Output load CONDITIONS -120
HMN5128D
-150
UNIT
WRITE CYCLE (TA= TOPR, Vccmin Vccmax
PARAMETER Write Cycle Time Chip enable write Address setup time Address valid write Write pulse width Write recovery time (write cycle Write recovery time (write cycle Data valid write Data hold time (write cycle Data hold time (write cycle Write enabled output high Output active from write SYMBOL tWR1 tWR2 tDH1 tDH2 Note Note Note Note Note Note Note Note Note Note CONDITIONS -120 -150
NOTE: write ends earlier transition going high going high. write occurs during overlap allow /WE. write begins later transition going going low. Either tWR1 tWR2 must met. Either tDH1 tDH2 must met. goes simultaneously with going after going low, outputs remain highimpedance state.
www.hbe.co.kr Rev. (April, 2002)
HANBit Electronics Co.,Ltd
HMN5128D
POWER-DOWN/POWER-UP CYCLE (TA= TOPR, VCC=5V) PARAMETER slew, 4.75 4.25V slew, 4.75 slew, VPFD (max) SYMBOL Time during which SRAM Chip enable recovery time tCER passes VPFD power-up. Data-retention time Absence Delay after slews Write-protect time tWPT down past VPFD before SRAM Write-protected. years write-protected after CONDITIONS TYP. UNIT
TIMING WAVEFORM READ CYCLE NO.1 (Address Access)*1,2
Address tACC DOUT Previous Data Valid Data Valid
READ CYCLE NO.2 (/CE Access)*1,3,4
tACE tCLZ DOUT High-Z
tCHZ
High-Z
www.hbe.co.kr Rev. (April, 2002)
HANBit Electronics Co.,Ltd
READ CYCLE NO.3 (/OE Access)*1,5
Address tACC DOUT tOLZ High-Z tOHZ Data Valid
HMN5128D
High-Z
NOTES:
held high read cycle. Device continuously selected: =VIL. Address valid prior coincident with transition low. VIL. Device continuously selected:
WRITE CYCLE NO.1 (/WE-Controlled)*1,2,3
Address DOUT Data Undefined Data-in Valid High-Z tDH1 tWR1
www.hbe.co.kr Rev. (April, 2002)
HANBit Electronics Co.,Ltd
WRITE CYCLE NO.2 (/CE-Controlled)*1,2,3,4,5
Address DOUT Data Undefined
NOTE: must high during address transition. Because active (/OE low) during this period, data input signals opposite polarity outputs must applied. high, pins remain state high impedance. Either tWR1 tWR2 must met. Either tDH1 tDH2 must met.
HMN5128D
tWR2
tDH2 Data-in Valid
High-Z
POWER-DOWN/POWER-UP TIMING
4.75 VPFD 4.25 tWPT tCER VPFD
www.hbe.co.kr Rev. (April, 2002)
HANBit Electronics Co.,Ltd
PACKAGE DIMENSION
Dimension 1.470 0.710 0.365 0.012 0.008 0.590 0.017 0.090 0.075 0.120 1.500 0.740 0.375 0.013 0.630 0.023 0.110 0.110 0.150
HMN5128D
ORDERING INFORMATION
5128
Operating Temp. Blank Commercial Industrial (-40 85°C)
Speed options type package Device 512K Nonvolatile SRAM HANBit Memory Module
www.hbe.co.kr Rev. (April, 2002)
HANBit Electronics Co.,Ltd

Non-Volatile SRAM MODULE 4Mbit (512K 8-Bit),32Pin-DIP, Part HMN5128D

Top Searches for this datasheet

Other recent searches