Optical Mouse Sensor Description Avago Technologies ADNS-5020-EN
|
|
|
Top Searches for this datasheet
ADNS-5020-EN
Optical Mouse Sensor
Description Avago Technologies ADNS-5020-EN entry-level, small form factor optical mouse sensor. comes with many built-in features optimized LED-based corded products. ADNS-5020-EN capable high-speed motion detection addition, onchip oscillator built-in driver minimize external components. Frame rate also adjusted internally. ADNS-5020-EN along with ADNS-5100/ADNS5100-001 lens, ADNS-5200 clip HLMP-ED80 form complete compact mouse tracking system. There moving parts, which means high reliability less maintenance user. addition, precision optical alignment required, facilitating high volume assembly. sensor programmed registers through threewire interface. housed 8-pin staggered dual in-line package (DIP).
Features
Small form factor Built-in driver simpler circuitry High speed motion detection Self-adjusting frame rate optimum performance Internal oscillator clock input needed Selectable 1000 resolution Operating voltage: nominal Three-wire serial interface Minimal number passive components
Applications Optical mice Optical trackballs Integrated input devices
Theory Operation
ADNS-5020-EN based Optical Navigation Technology, which measures changes position optically acquiring sequential surface images (frames) mathematically determining direction magnitude movement. ADNS-5020-EN contains Image Acquisition System (IAS), Digital Signal Processor (DSP), three wire serial port. acquires microscopic surface images lens illumination system. These images processed determine direction distance motion. calculates relative displacement values. external microcontroller reads information from sensor serial port. microcontroller then translates data into signals before sending them host
Pinout ADNS-5020-EN Optical Mouse Sensor
Name
SDIO XY_LED NRESET VDD5 REGO SCLK
Description
Serial Port Data Input Output Control Reset (active input) Chip Select (active input) Supply Voltage Ground Regulator Output Serial Clock Input
A5020E XYYWWZ
Figure Package outline drawing (top view).
A5020E XYYWWZ
12.85 SHOULDER) (0.506) 9.90 (0.390) 9.10 (0.358)
4.32 (0.170)
5.15 (0.203) 1.00 (0.039) LEAD OFFSET 0.25 (0.010) 12.85 0.45 LEAD TIP) (0.506 0.018)
0.50 (0.020) LEAD WIDTH 2.00 (0.079) LEAD PITCH
5.60 (0.220) BASE)
2.00 (0.079) 5.00 (0.197) PROTECTIVE KAPTON TAPE NOTES: DIMENSIONS MILLIMETERS (INCHES). DIMENSIONAL TOLERANCE: COPLANARITY LEADS: CUMULATIVE PITCH TOLERANCE: 0.15 LEAD PITCH TOLERANCE: 0.15 MAXIMUM FLASH: LEAD WIDTH: ANGULAR TOLERANCE: 3.0°.
4.55 (0.179) 0.80 (0.031) CLEAR OPTICAL PATH
4.45 (0.175)
Figure Package outline drawing.
CAUTION: advised that normal static precautions taken handling assembly this component prevent damage and/or degradation which induced ESD.
Overview Optical Mouse Sensor Assembly
Avago Technologies provides IGES file drawing describing base plate molding features lens alignment. ADNS-5020-EN sensor designed mounting through-hole PCB, looking down. There aperture stop features package that align lens. ADNS-5100/5100-001 lens provides optics imaging surface well illumination
12.85 (0.506) 10.35 (0.407) 7.56 (0.298) 6.29 (0.248) 5.02 (0.198) 2.25 (0.089) 0.25 (0.010) 26.67 (1.050) 3.00 (0.118) OPTIONAL HOLE ALIGNMENT POST, USED 31.50 (1.240) 24.15 (0.951) 14.94 CLEAR ZONE (0.588) 25.00 (0.984)
surface optimum angle. Features lens align sensor, base plate, clip with LED. ADNS-5200 clip holds relation lens. must inserted into clip LED's leads formed prior loading PCB. HLMP-ED80 recommended illumination.
14.44 (0.569)
0.80 (0.031)
2.00 (0.079)
HOLE PITCH DISTANCE
1.00 (0.039)
2.00 (0.079)
0.80 (0.031)
13.06 (0.514) OPTICAL CENTER 1.37 (0.054) 6.30 (0.248)
11.22 (0.442) 12.60 (0.496)
DIMENSIONS MILLIMETERS (INCHES).
Figure Recommended mechanical cutouts spacing.
33.45 (1.317)
VIEW
13.10 (0.516)
BASE PLATE
DIMENSIONS (INCHES)
CROSS SECTION SIDE VIEW
CLIP 10.58 (0.417) 7.45 SURFACE (0.293) SENSOR LENS
2.40 BOTTOM LENS FLANGE SURFACE (0.094)
NAVIGATION SURFACE
BASE PLATE
ALIGNMENT POST (OPTIONAL)
Figure Assembly drawing ADNS-5020-EN (top side views).
HLMP-ED80 (LED) ADNS-5200 (LED CLIP) SENSOR
CUSTOMER SUPPLIED
ADNS-5100 (LENS)
CUSTOMER SUPPLIED BASE PLATE WITH RECOMMENDED ALIGNMENT FEATURES IGES DRAWING
Figure Exploded view drawing.
Assembly Considerations
Insert sensor other electrical components into PCB. Insert into assembly clip bend leads degrees. Insert clip assembly into PCB. Wave solder entire assembly no-wash solder process utilizing solder fixture. solder fixture needed protect sensor during solder process. also sets correct sensor-to-PCB distance lead shoulders normally rest surface. fixture should designed expose sensor leads solder while shielding optical aperture from direct solder contact. Place lens onto base plate. Remove protective kapton tape from optical aperture sensor. Care must taken keep contaminants from entering aperture. Recommend place facing during entire mouse assembly process. Recommend hold first vertically kapton removal process. Insert assembly over lens onto base plate aligning post retain assembly. sensor aperture ring should self-align lens.
optical position reference base plate lens. Note that motion button presses must minimized maintain optical alignment. feature case press down onto assembly ensure components interlocked correct vertical height.
ADNS-5020-EN
SERIAL PORT REGISTERS
SCLK SDIO NRESET
VDD5
POWER CONTROL
IMAGE ARRAY OSCILLATOR DRIVE
REGO
XY_LED
Figure Block diagram ADNS-5020-EN optical mouse sensor.
Design Considerations Improved Performance improved electrostatic discharge performance, typical creepage clearance distance shown table below. Assumption: base plate construction Avago Technologies supplied IGES file ADNS-5100/5100-001 lens. Typical Distance Creepage Clearance Millimeters 16.0
Note that lens material polycarbonate polystyrene HH30, therefore, cyanoacrylate based adhesives other adhesives that damage lens should used.
CLIP SENSOR
LENS/LIGHT PIPE BASE PLATE
SURFACE
Figure Sectional view assembly highlighting optical mouse components.
MIDDLE RIGHT LEFT P1.0 P1.1 P1.2 P1.3 P1.6 P1.7 P0.7 P0.6 P0.5 P0.4 P0.2 P0.3 P1.4 P1.5 XOUT VREG XIN/P2.1 P0.0 P0.1 Z-ENCODER RECOMMENDED BIN: ABOVE SCLK SDIO HLMP-ED80
VBUS POWER 1.30K
with Features
ADNS-5020-EN REG0
NRESET XY_LED
XY_LED
D+/SCLK D-/SDAT
Z-LED
Figure Schematic diagram interface between ADNS-5020-EN microcontroller.
Regulatory Requirements
Passes worldwide analogous emission limits when assembled into mouse with shielded cable following Avago Technologies recommendations. Passes IEC-1000-4-3 radiated susceptibility level when assembled into mouse with shielded cable following Avago Technologies recommendations. Passes EN61000-4-4/IEC801-4 tests when assembled into mouse with shielded cable following Avago Technologies recommendations. flammability level UL94 V-0. Provides sufficient creepage/clearance distance avoid discharge when assembled into mouse using ADNS-5100 round lens according usage instructions above.
Absolute Maximum Ratings
Parameter
Storage Temperature Lead Solder Temp Supply Voltage 3015 Input Voltage Output Current Iout -0.5 -0.5
Symbol
Minimum
Maximum
VDD+0.5
Units
Notes
pins, human body model Method pins SDIO
Recommended Operating Conditions Parameter Symbol
Operating Temperature Power Supply Power Supply Rise Time Supply Noise (Sinusoidal)
Minimum
0.005
Typical
Maximum
5.25
Units
Notes
kHz-50 duty cycle.
Serial Port Clock Frequency fSCLK Distance from Lens Reference Plane Tracking Surface Speed Acceleration Load Capacitance Cout
SDIO
LENS SENSOR
2.40 (0.094)
OBJECT SURFACE
LENS REFERENCE PLANE
Figure Distance from lens reference plane tracking surface (Z).
Electrical Specifications Electrical Characteristics over recommended operating conditions. Typical values Parameter Symbol Minimum Typical Maximum Units Notes
Power Down Wake from Power Down tWAKEUP From (when register 0x0d set) current From inactive (when NRESET asserted high write 0x5a register 0x3a) valid motion Active low. From NRESET pull high valid tion, assuming motion present. 100pF 100pF From SCLK falling edge SDIO data valid, load conditions. Data held until next falling SCLK edge. From data valid SCLK rising edge. From rising SCLK last first data byte, rising SCLK last second data byte. From rising SCLK last first data byte, rising SCLK last second address byte. From rising SCLK last first data byte, falling SCLK first next address. From rising SCLK last address byte, falling SCLK first data being read. Minimum inactive time after motion burst before next usage. From falling edge first SCLK rising edge. From last SCLK rising edge rising edge, valid SDIO data transfer. From last SCLK rising edge rising edge, valid SDIO data transfer. From rising edge SDIO high-Z state. supply current during ramp from VDD.
Reset Pulse Width Motion Delay after Reset
tRESET tMOT-RST
SDIO Rise Time SDIO Fall Time SDIO delay after SCLK SDIO Hold Time SDIO Setup Time Time between Write Commands Time between Write Read Commands Time between Read Subsequent Commands Read Address-Data Delay
tr-SDIO tf-SDIO tDLY-SDIO thold-SDIO tsetup-SDIO tSWW
1/fSCLK
tSWR
tSRW tSRR tSRAD
Inactive after Motion Burst SCLK Active SCLK Inactive (for read operation) SCLK Inactive (for write operation) SDIO High-Z Transient Supply Current
tBEXIT tNCS-SCLK tSCLK-NCS
tSCLK-NCS tNCS-SDIO IDDT
Electrical Specifications Electrical Characteristics over recommended operating conditions. Typical values Parameter Symbol Minimum Typical Maximum Units Notes
Supply Current Idle Supply Current Input Voltage Input High Voltage Input Hysteresis Input Leakage Current XY_LED Current VI_HYS Ileak IXY_LED IDD_AVG SCLK, SDIO, NCS, NRESET SCLK, SDIO, NCS, NRESET SCLK, SDIO, NCS, NRESET VDD-0.6 SCLK, SDIO, NCS, NRESET Average current maximum frame rate. XY_LED voltage range should greater than Iout SDIO Iout SDIO NCS, SCLK, SDIO, NRESET Average sensor current, frame rate. load SDIO.
Output Voltage Output High Voltage Input Capacitance
VDD-0.7
Typical Performance Characteristics
Figure Mean resolution distance from lens reference plane surface.
Normalized Response
1000
Wavelength (nm)
Figure Average error distance (mm).
Figure Relative wavelength responsivity.
Mode power savings, will continuously ADNS-5020-EN will pulse only when needed.
Chip Select Operation
serial port activated after goes low. raised during transaction, entire transaction aborted serial port will reset. This true transactions. After transaction aborted, normal address-to-data transaction-to-transaction delay still required before beginning next transaction. improve communication reliability, serial transactions should framed NCS. other words, port should remain enabled during periods non-use because EFT/B events could interpreted serial communication chip into unknown state. addition, must raised after each burst-mode transaction complete terminate burst-mode. port available further until burst-mode terminated.
Synchronous Serial Port
synchronous serial port used read parameters ADNS-5020-EN, read motion information. port three wire serial port. host micro-controller always initiates communication; ADNS-5020-EN never initiates data transfers. SCLK, SDIO, driven directly micro-controller. port pins shared with other slave devices. When high, inputs ignored output tri-stated. lines that comprise port: SCLK: SDIO: NCS: Clock input. always generated master (the micro-controller). Input Output data. Chip select input (active low). needs activate serial port; otherwise, SDIO will high SDIO SCLK will ignored. also used reset serial port case error.
Write Operation
Write operation, defined data going from microcontroller ADNS-5020-EN, always initiated micro-controller consists bytes. first byte contains address (seven bits) indicate data direction. second byte contains data. ADNS-5020-EN reads SDIO rising edges SCLK.
SCLK SDIO
SDIO DRIVEN MICRO-CONTROLLER
Write Operation
SCLK SCLK
SCLK
SDIO thold tsetup
SDIO Setup Hold Time
Read Operation
read operation, defined data going from ADNS5020-EN micro-controller, always initiated micro-controller consists bytes. first byte contains address, sent micro- controller over SDIO, indicate data direction. second byte contains data driven ADNS-5020-EN over SDIO. sensor outputs SDIO bits falling edges SCLK samples SDIO bits every rising edge SCLK.
SCLK CYCLE SCLK SDIO
SDIO DRIVEN MICRO-CONTROLLER DETAIL
SDIO DRIVEN ADNS-5020-EN DETAIL
Read Operation
tSRAD tDLY SCLK MICROCONTROLLER ADNS-5020-EN SDIO HANDOFF SDIO tSETUP tHOLD MIN. Hi-Z tDLY
DETAIL
MIN.
Microcontroller ADNS-5020-EN Handoff
DETAIL
SCLK ADNS-5020-EN MICROCONTROLLER SDIO HANDOFF SDIO
tDLY
tHOLD
NEXT ADDRESS
RELEASED 5020
DRIVEN MICRO
ADNS-5020-EN Microcontroller Handoff NOTE: 0.5/fSCLK minimum high state SCLK also minimum SDIO data hold time ADNS-5020-EN. Since falling edge SCLK actually start next read write command, ADNS-5020-EN will hold state data SDIO until falling edge SCLK.
Required Timing between Read Write Commands
There minimum timing requirements between read write commands serial port.
tSWW
SCLK ADDRESS DATA ADDRESS DATA
WRITE OPERATION
WRITE OPERATION
Timing between Write Commands
rising edge SCLK last data second write command occurs before required delay (tSWW then first write command complete correctly.
tSWR
SCLK ADDRESS DATA ADDRESS
WRITE OPERATION
NEXT READ OPERATION
Timing between Write Read Commands
rising edge SCLK last address read command occurs before required delay (tSWR), write command complete correctly.
tSRAD tSRW tSRR
SCLK ADDRESS READ OPERATION DATA ADDRESS
NEXT READ WRITE OPERATION
Timing between Read Either Write Subsequent Read Commands
During read operation SCLK should delayed least tSRAD after last address data ensure that ADNS-5020-EN time prepare requested data. falling edge SCLK first address either read write command must least tSRR tSRW after last SCLK rising edge last data previous read operation.
Motion Burst Timing
tSRAD
SCLK MOTION_BURST REGISTER ADDRESS READ FIRST BYTE
FIRST READ OPERATION
READ SECOND BYTE
READ THIRD BYTE
Burst Mode Operation
Burst mode special serial port operation mode that used reduce serial transaction time motion read. speed improvement achieved continuous data clocking from multiple registers without need specify register address, requiring normal delay period between data bytes. Burst mode activated reading Motion_Burst register. ADNS-5020-EN will respond with contents Delta_X, Delta_Y, SQUAL, Shutter_ Upper, Shutter_Lower, Maximum_Pixel Pixel_Sum registers that order. burst transaction terminated anywhere sequence after Delta_X value bringing high. After sending register address, micro-controller must wait tSRAD then begin reading data. data bits read with delay between bytes driving SCLK normal rate. data latched into output buffer after last address received. After burst transmission complete, micro-controller must raise line least tBEXITto terminate burst mode. serial port available until reset with NCS, even second burst transmission. Avago Technologies highly recommends usage burst mode operation optical mouse sensor design applications. During power-up there will period time after power supply high before clocks available. table below shows state various pins during power-up reset. State Signal Pins After Valid During Reset Ignored SDIO Ignored SCLK Ignored XY_LED Hi-Z After Reset Functional Depends Depends Functional
Notes Power Down
ADNS-5020-EN Power Down mode setting register 0x0d. addition, port should accessed during power down. (Other same accessed, long sensor's asserted.) table below shows state various pins during power down. There ways exit power down, either assert NRESET writing 0x5a Register 0x3a. full reset will thus executed. Wait tWAKEUP before accessing port. register settings must then reloaded. NRESET SDIO SCLK XY_LED
Power Down Active Functional Functional* Functional* Functional* current
Notes Power-up Reset
ADNS-5020-EN does perform internal power self-reset; NRESET must asserted every time power applied. There ways reset chip, either assert NRESET writing 0x5a register 0x3a. full reset will thus executed. register settings must then reloaded.
must held 1(high) shared with other devices. either state sensor only device addition controller microprocessor.
Note: There long wakeup time from power down. feature should used power management during normal mouse motion.
Registers
ADNS-5020-EN registers accessible serial port. registers used read motion data status well device configuration. Address 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x39 0x3a 0x3b 0x3e 0x3f 0x40 0x62 0x63 Register Product_ID Revision_ID Motion Delta_X Delta_Y SQUAL Shutter_Upper Shutter_Lower Maximum_Pixel Pixel_Sum Minimum_Pixel Pixel_Grab Reserved Mouse Control Reserved Chip_Reset Reserved Inv_Rev_ID Reserved Motion_Burst Read/Write Default Value 0x12 0x01 0x00 0x00 0xfe 0x00
Product_ID Access: Read Field Data Type: USAGE:
Address: 0x00 Reset Value: 0x12 PID7 PID6 PID5 PID4 PID3 PID2 PID1 PID0
8-Bit unsigned integer This register contains unique identification assigned ADNS-5020-EN. value this register does change; used verify that serial communications link functional.
Revision_ID Access: Read Field Data Type: USAGE:
Address: 0x01 Reset Value: 0x01 RID7 RID6 RID5 RID4 RID3 RID2 RID1 RID0
8-Bit unsigned integer This register contains revision. subject change when versions released.
Motion Access: Read/Write Field Data Type: USAGE: field.
Address: 0x02 Reset Value: 0x00
Reserved Reserved Reserved Reserved Reserved Reserved Reserved
Register 0x02 allows user determine motion occurred since last time read. set, then user should read registers 0x03 0x04 accumulated motion. Read this register before reading Delta_X Delta_Y registers.
Writing anything this register clears bit, Delta_X Delta_Y registers. written data byte saved. Field Name Description Motion since last report motion Motion occurred, data ready reading Delta_X Delta_Y registers Reserved Reserved
Delta_X Access: Read Field Data Type: USAGE:
Address: 0x03 Reset Value: 0x00
Eight complement number. movement counts since last report. Absolute value determined resolution. Reading clears register.
MOTION -128 -127 +126 +127
DELTA_X
NOTE: Avago Technologies RECOMMENDS that registers 0x03 0x04 read sequentially.
Delta_Y Access: Read Field Data Type: USAGE:
Address: 0x04 Reset Value: 0x00
Eight complement number. movement counts since last report. Absolute value determined resolution. Reading clears register.
MOTION -128 -127 +126 +127
DELTA_Y
NOTE: Avago Technologies RECOMMENDS that registers 0x03 0x04 read sequentially.
SQUAL Access: Read Field Data Type: USAGE:
Address: 0x05 Reset Value: 0x00
Upper bits 9-bit unsigned integer. SQUAL (Surface Quality) measure number valid features visible sensor current frame. maximum SQUAL register value 144. Since small changes current frame result changes SQUAL, variations SQUAL when looking surface expected. graph below shows sequentially acquired SQUAL values, while sensor moved slowly over white paper. SQUAL nearly equal zero, there surface below sensor. SQUAL typically maximized when navigation surface optimum distance from imaging lens (the nominal Zheight).
Figure Squal values (white paper).
Figure Mean squal (white paper).
Shutter_Upper Access: Read Field
Address: 0x06 Reset Value: 0x00
Shutter_Lower Access: Read Field
Address: 0x07 Reset Value: 0x00
Data Type: USAGE:
Sixteen unsigned integer. Units clock cycles. Read Shutter_Upper first, then Shutter_Lower. They should read consecutively. shutter adjusted keep average maximum pixel values within normal operating ranges. shutter value automatically adjusted.
Figure Shutter (white paper).
Figure Mean shutter (white paper).
Maximum_Pixel Access: Read Field
Address: 0x08 Reset Value: 0x00
Data Type: USAGE:
Eight-bit number. Maximum Pixel value current frame. Minimum value maximum value 127. maximum pixel value vary with every frame.
Pixel_Sum Access: Read Field Data Type: USAGE:
Address: 0x09 Reset Value: 0x00
High bits unsigned 15-bit integer. This register accumulated pixel value from last image taken. maximum accumulator value 28,575, only bits [14:7] reported. described full divided 1.76. maximum register value 223. minimum pixel value change every frame.
Minimum_Pixel Access: Read Field
Address: 0x0a Reset Value: 0x00
Data Type: USAGE:
Eight-bit number. Minimum Pixel value current frame. Minimum value maximum value 127. minimum pixel value vary with every frame. Address: 0x0b Reset Value: 0x00 Valid
Pixel_Grab Access: Read/Write Field
Data Type: USAGE:
Eight-bit word. pixel grabber captures pixel frame. there valid pixel grabber when this register read, will set, internal counter will incremented capture next pixel grabber will armed capture next pixel. will take reads upload complete image. write this register will reset grabber grab pixel next image.
Physical Pixel Address readout order array
(looking through sensor aperture bottom package)
LAST PIXEL FIRST PIXEL
BOTTOM VIEW MOUSE
X-RAY VIEW MOUSE
POSITIVE
POSITIVE
VDD5 REG0 SCLK
A5020 XYYWWZ
NRESET XY_LED SDIO
POSITIVE HOLE MOUSE BOTTOM COVER LENS
POSITIVE
Reserved Mouse_control Access: Read/Write
Address: 0x0c Address: 0x0d Reset Value: 0x00
Field Data Type: USAGE:
Reserved Reserved Reserved Reserved Reserved Reserved
Eight number Mouse sensor resolution power down settings accessed edited this register. Field Name Description Power Down Normal Power Down resolution 1000 Reserved
Reserved
Reserved Chip_Reset Access: Write Field
Address: 0x0e-0x39 Address: 0x3a Reset Value: 0x00
Data Type: USAGE:
8-Bit unsigned integer Write 0x5a initiate chip RESET.
Reserved Inv_Rev_ID Access: Read
Address: 0x3b 0x3e Address: 0x3f Reset Value: 0xfe
Field Data Type: USAGE:
RRID7
RRID6
RRID5
RRID4
RRID3
RRID2
RRID1
RRID0
8-Bit unsigned integer This register contains inverse revision which located register 0x01.
Reserved Motion_Burst Access: Read
Address: 0x40-0x62 Address: 0x63 Reset Value: 0x00
Field Data Type: USAGE: Various.
Read from this register activate burst mode. sensor will return data Delta_X, Delta_Y, Squal, Shutter_Upper, Shutter_Lower, Maximum_Pixel Pixel_Sum. burst terminated this point, internal address counter stops incrementing Pixel register's value will continuously returned. Bursts terminated when raised.
product information complete list distributors, please website:
www.avagotech.com
Avago, Avago Technologies, logo trademarks Avago Technologies Limited United States other countries. Data subject change. Copyright 2007 Avago Technologies Limited. rights reserved. Obsoletes AV01-0327EN AV02-0365EN August 2007
Other recent searches
VC-490 - VC-490 VC-490 Datasheet
RJK1557DPA - RJK1557DPA RJK1557DPA Datasheet
PQ87xx - PQ87xx PQ87xx Datasheet
N8803B - N8803B N8803B Datasheet
N5435A - N5435A N5435A Datasheet
CDC341 - CDC341 CDC341 Datasheet
74ALVT162731 - 74ALVT162731 74ALVT162731 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
