1.8V 3.3V, 1MHz 130MHz Wide frequency coverage, programmable, adv

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

1.8V 3.3V, 1MHz 130MHz Wide frequency coverage, programmable, adv

Datasheet Thumbnail

Top Searches for this datasheet

PL610-01
1.8V 3.3V, 1MHz 130MHz
Wide frequency coverage, programmable, advanced oscillator design. Programmable "Odd/Even" Divider Direct oscillation operation with optional programmable features: Output Drive Strength 16mA) 6-bit Odd/Even Output Divider Input Frequency: Fundamental Crystal: 5MHz 130MHz Reference Clock: 1MHz 130MHz Supports CMOS Sine Wave input clock Output Frequency: 20kHz 130MHz Very Jitter Phase Noise current consumption Single 1.8V, 2.5V, 3.3V power supply Operating temperature range from -40C
DESCRIPTION
PL610 high performance general purpose oscillator outputs 130MHz. Designed small 1.3mm SOT23 package, PL610 offers best phase noise jitter performance lowest power consumption comparable addition, there optional programmable Odd/Even divider (default= programmable output drive strengths (4mA, (default), 16mA) choose from. full feature PL610 makes most versatile application.
PACKAGE CONFIGURATION
OE^, PDB^, CLK1 XIN, OE^, PDB^, CLK1
CLK0 XOUT
XOUT CLK0
XIN,
DFN-6L
(2.0mmx1.3mmx0.6mm)
SOT23-6L
(3.0mmx3.0mmx1.35mm)
BLOCK DIAGRAM
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 4/2/07 Page
PL610-01
1.8V 3.3V, 1MHz 130MHz
PROGRAMMING PARAMETERS (Optional)
CLK[0:1] Output Frequency Odd/Even Divider) Where CLK0 CLK1 CLK0 Output Drive Strength Three optional drive strengths choose from: Low: Std: (default) High: 16mA Programmable Input/Output output configured input input CLK1 output
PACKAGE ASSIGNMENT
Name XIN, Assignment DFN-6L SOT23-6L Type Description Crystal Reference Clock input This programmable configured Output Enable (OE) input, Power Down input (PDB) input CLK1 clock output. This internal pull resistor pull resistor PDB. State (default) CLK0 XOUT connection Programmable Clock Output connection Crystal Output Connect (DNC when present Tri-state Normal mode Power Down Mode Normal mode
PDB, CLK1
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 4/2/07 Page
PL610-01
1.8V 3.3V, 1MHz 130MHz
FUNCTIONAL DESCRIPTION
PL610-01 highly featured, very flexible, advanced design high performance, low-power, small formfactor applications. PL610-01 accepts fundamental input crystal 5MHz 130MHz reference clock input 1MHz 130MHz capable producing outputs 130MHz. This flexible design allows PL610-01 deliver frequency, FREF (Crystal Clk) frequency, FREF FREF CLK0 and/or CLK1. Some design features PL610-01 mentioned below: Clock Output (CLK0) CLK0 main clock output. output from CLK0 FREF (Crystal Clk), FREF/2 FREF/P output. output drive level programmed Drive (4mA), Standard Drive (8mA) High Drive (16mA). Programmable (OE/PDB/CLK1) PL610-01provides programmable which configured following functions: Output Enable (OE) Output Enable feature allows user enable disable clock output(s) toggling pin. incorporates pull resistor giving default condition logic "1". Power-Down Control (PDB) Power Down (PDB) feature allows user PL610-01 into "Sleep Mode". When activated (logic `0'), `Disables PLL, oscillator circuitry, counters, other active circuitry. Power Down mode consumes <10µA power. incorporates pull resistor giving default condition logic "1". Clock Output (CLK1) CLK1 feature allows PL610-01 have additional clock output programmed following: FREF Reference (Crystal Clk) Frequency FREF CLK0
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 4/2/07 Page
PL610-01
1.8V 3.3V, 1MHz 130MHz
LAYOUT RECOMMENDATIONS
following guidelines assist with performance optimized design:
Signal Integrity Termination Considerations
Keep traces short! Trace Inductor. With capacitive load this equals ringing! Long trace Transmission Line. Without proper termination this will cause reflections (looks like ringing). Design long traces "striplines" "microstrips" with defined impedance. Match trace side avoid reflections bouncing back forth.
Decoupling Power Supply Considerations
Place decoupling capacitors close possible pin(s) limit noise from power supply Multiple pins should decoupled separately best performance. Addition ferrite bead series with help prevent noise from other board sources Value decoupling capacitor frequency dependant. Typical values 0.1F designs using crystals 50MHz 0.01F designs using crystals 50MHz.
Series parallel capacitors used fine tune crystal load circuit load.
Crystal
XOUT
Series Capacitor, used lower circuit load match crystal load. Raises frequency offset. This eliminated using crystal with Cload equal greater value than oscillator. Parallel Capacitors, Used raise circuit load match crystal load. Lowers frequency offset.
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 4/2/07 Page
PL610-01
1.8V 3.3V, 1MHz 130MHz
ELECTRICAL SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS PARAMETERS Supply Voltage Range Input Voltage Range Output Voltage Range Storage Temperature Ambient Operating Temperature* SYMBOL MIN. -0.5 -0.5 -0.5 MAX. +0.5 +0.5 UNITS
Exposure device under conditions beyond limits specified Maximum Ratings extended periods cause permanent damage device affect product reliability. These conditions represent stress rating only, functional operations device these other conditions above operational limits noted this specification implied. *Operating temperature guaranteed design. Parts tested commercial grade only.
SPECIFICATIONS
PARAMETERS Crystal Input Frequency Input (FIN) Frequency Input (FIN) Signal Amplitude Input (FIN) Signal Amplitude Output Frequency Sensitivity Output Rise Time (See MTC-1) Output Fall Time (See MTC-1) Duty Cycle (See MTC-1) CONDITIONS Fundamental Crystal =3.3V =2.5V =1.8V Internally coupled (High Frequency) Internally coupled (Low Frequency) 3.3V <50MHz, 2.5V <40MHz, 1.8V <15MHz Vdd=1.8V-3.3V Frequency VDD+/-10% 15pF Load, 10/90%VDD, High Drive, 3.3V 15pF Load, 90/10%VDD, High Drive, 3.3V 20kHz MIN. TYP. MAX. UNITS
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 4/2/07 Page
PL610-01
1.8V 3.3V, 1MHz 130MHz
SPECIFICATIONS
PARAMETERS Supply Current, Dynamic, with Loaded CMOS Output SYMBOL CONDITIONS @Vdd=3.3V,25MHz, load=15pF @Vdd=2.5V,25MHz, load=10pF @Vdd=1.8V,25MHz, load=5pF @Vdd=1.8V,2.0MHz, load=5pF Operating Voltage Output Voltage Output High Voltage Output Current, Drive (See MCT-2) Output Current, Standard Drive (See MCT-2) Output Current, High Drive (See MCT-2) +4mA Standard Drive -4mA Standard Drive 0.4V, 2.4V 0.4V, 2.4V 0.4V, 2.4V 1.62 0.65 3.63 UNITS
CRYSTAL SPECIFICATIONS (5MHz-60MHz)
PARAMETERS Fundamental Crystal Resonator Frequency Crystal Loading Rating (The programmed value this range.) Maximum Sustainable Drive Level Operating Drive Level Crystal Shunt Capacitance Effective Series Resistance, Fundamental, 60MHz (See MTC-1) SYMBOL (xtal) MIN. TYP. MAX. UNITS
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 4/2/07 Page
PL610-01
1.8V 3.3V, 1MHz 130MHz
CRYSTAL SPECIFICATIONS (60MHz-130MHz)
PARAMETERS Fundamental Crystal Resonator Frequency Crystal Loading Rating (The programmed value this range.) Maximum Sustainable Drive Level Operating Drive Level Crystal Shunt Capacitance Effective Series Resistance, Fundamental, 60-130MHz (See MTC-1) SYMBOL (xtal) MIN. TYP. MAX. UNITS
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 4/2/07 Page
PL610-01
1.8V 3.3V, 1MHz 130MHz
MEASUREMENT TEST CIRCUITS (MTC)
MTC-1: Rise Time, Fall Time, Duty Cycle, VOL, VOH, Idd, Power Down Current, Output Enable/Disable MTC-3: Jitter Phase Noise
0.1µF
0.1µF
XOUT Probe
0.1µF
XOUT
MTC-2: Output Drive Current Output Impedance
MTC-4: Negative Resistance
0.1µF XOUT 0.1µF Probe Network Analyzer XOUT 0.1µF
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 4/2/07 Page
PL610-01
1.8V 3.3V, 1MHz 130MHz
WAVEFORM SWITCHING CHARACTERISTICS
Rise Fall times:
90%Vdd
10%Vdd
Duty Cycle: 50%Vdd
Duty Cycle 100%
VOH, VOL:
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 4/2/07 Page
PL610-01
1.8V 3.3V, 1MHz 130MHz
PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)
Symbol
Dimension (MM) Min. Max. 0.05 0.152 0.15 0.25 0.40BSC 1.25 1.35 1.95 2.05 0.75 0.85 0.95 1.05
Recommended Land Pattern (MM)
Dimension (MM) Symbol 1.05 0.05 1.00 0.35 1.45 0.15 1.30 0.50
Pin1
1.905 3.785 ±0.50
2.362 0.95 0.482 ±0.050 1.473 0.915 ±0.05
0.127 Typical 2.80 1.50 2.60 0.35 3.00 1.70 3.00 0.55
0.95 Typical
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 4/2/07 Page
PL610-01
1.8V 3.3V, 1MHz 130MHz
ORDERING INFORMATION (GREEN PACKAGE)
part ordering, please contact Sales Department: 47745 Fremont Blvd., Fremont, 94538, Tel: (510) 492-0990 Fax: (510) 492-0991
PART NUMBER
order number this device combination following: Part number, Package type Operating temperature range
PL610-01-XXX
PART NUMBER DIGIT Code (will assigned programming time) PACKAGE TYPE T=SOT23-6L G=DFN-6L Part/Order Number Marking
NONE= TUBE R=TAPE REEL TEMPERATURE C=COMMERCIAL I=INDUSTRIAL Package Option
PL610-01-XXXGC-R PL610-01-XXXTC-R
E1XXX
6-Pin (Tape Reel) 6-Pin SOT-23 (Tape Reel)
Note: `XXX' designates marking identifier that could independent part number.
PhaseLink Corporation, reserves right make changes products specifications, both time without notice. information furnished Phaselink believed accurate reliable. However, PhaseLink makes guarantee warranty concerning accuracy said information shall responsible loss damage whatever nature resulting from reliance upon this product. LIFE SUPPORT POLICY: PhaseLink's products authorized critical components life support devices systems without express written approval President PhaseLink Corporation.
Solder reflow profile available
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 4/2/07 Page

1.8V 3.3V, 1MHz 130MHz Wide frequency coverage, programmable, adv

Top Searches for this datasheet

Other recent searches