High Performance Configurable 8-bit RISC Microcontroller 2.15 DRP

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

High Performance Configurable 8-bit RISC Microcontroller 2.15 DRP

Datasheet Thumbnail

Top Searches for this datasheet

DRPIC1655X
High Performance Configurable 8-bit RISC Microcontroller 2.15
DRPIC1655X low-cost, high performance, 8-bit, fully static soft Core, dedicated operation with fast (typically onchip) dual ported memory. core been designed with special concern about power consumption. DRPIC1655X soft core softwarecompatible with industry standard PIC16C554 PIC16C558. implements enhanced Harvard architecture (i.e. separate instruction data memories) with independent address data buses. program memory 8-bit dual port data memory allow instruction fetch data operations occur simultaneously. advantage this architecture that instruction fetch memory transfers overlapped multi stage pipeline, that next instruction fetched from program memory while current instruction executed with data from data memory. DRPIC1655X architecture times faster compared standard architecture. most instructions executed within system clock period, except instructions which directly operates program counter (GOTO, CALL, RETURN), this situation require pipeline cleared subsequently refilled. This operation takes additional clock cycle. DRPIC1655X Microcontroller fits perfectly applications ranging from highAll trademarks mentioned this document trademarks their respective owners.
speed automotive appliance motor control low-power remote transmitters/receivers, pointing devices telecom processors. Built-in power save mode make this perfect applications where power consumption critical. DRPIC1655X delivered with fully automated testbench complete tests allowing easy package validation each stage design flow
FEATURES
Software compatible with industry standard PIC16C55X Pipelined Harvard architecture times faster compared original implementation instructions wide instruction word bytes internal Data Memory bytes Program Memory Configurable hardware stack Power saving SLEEP mode Fully synthesizable, static synchronous design with internal tri-states Technology Code independent Source
virtual clock frequency 0.18u technological process
http://www.dcd.pl
Copyright 1999-2007 Digital Core Design. Rights Reserved.
PERIPHERALS
Four ports
Four 8-bit corresponding TRIS registers Interrupt feature PORTB(7:4) change
Address read from memory required data Three wire communication interface
DELIVERABLES
Source code: VHDL Source Code or/and VERILOG Source Code or/and Encrypted, plain text EDIF netlist VHDL VERILOG test bench environment Active-HDL automatic simulation macros ModelSim automatic simulation macros Tests with reference responses Technical documentation Installation notes core specification Datasheet Synthesis scripts Example application Technical support Core implementation support months maintenance
Timer
8-bit timer/counter Readable Writable 8-bit software programmable prescaler Internal external clock select Interrupt generation timer overflow Edge select external clock
Watchdog Timer
Configurable Time period 7-bit software programmable prescaler Dedicated independent Watchdog Clock input
Extended Interrupt Controller
Three individually maskable Interrupt sources External interrupt Timer Overflow interrupt Port B[7:4] change interrupt
Delivery Core updates, minor major versions changes Delivery documentation updates Phone email support
DoCDdebug unit
Processor execution control Halt Step into instruction Skip instruction Read-write processor contents Program Counter (PC) Program Memory Data Memory Special Function Registers (SFRs) Hardware Stack Stack Pointer Hardware execution breakpoints Program Memory Data Memory Special Function Registers (SFRs) Hardware breakpoints activated certain Program address (PC) Address write into memory Address read from memory Address write into memory required data
CONFIGURATION
following parameters DRPIC1655X core easy adjusted requirements dedicated application technology. Configuration core prepared effortless changing appropriate constants package file. There need change parts code.
Number hardware stack levels 1-16 default synchronous asynchronous used unused used width unused used unused used unused used unused used unused
Memories type SLEEP mode WATCHDOG Timer Timer system Interrupt system PORTS A,B,C,D
DoCD Debug Unit
trademarks mentioned this document trademarks their respective owners.
http://www.dcd.pl
Copyright 1999-2007 Digital Core Design. Rights Reserved.
LICENSING
Comprehensible clearly defined licensing methods without royalty fees make using Core easy simply. Single Design license allows Core single FPGA bitstream ASIC implementation. Unlimited Designs, Year licenses allow Core unlimited number FPGA bitstreams ASIC implementations. cases number Core instantiations within design, number manufactured chips unlimited. There time restriction except Year license where time limited months. Single Design license
VHDL,
wraddr[14:0] ramwe ramoe sfrwraddr[3:0] sfrrdaddr[14:0] sfrwe sfroe sleep portxo[7:0] trisx[7:0] docddatao docdclk prgdatao[13:0] prgwe
output write address output Data memory write output Data memory output enable output External SFR's write address output External SFR's read address output External SFR's write enable output External SFR's output enable output Sleep signal output Port outputs output Ports data direction pins output DoCDDebugger data output output DoCDClock line output Program Memory data output output Program Memory write enable
Verilog source code called
Source
Encrypted, plain text EDIF called Netlist
SYMBOL
clkwdt mclr prgdata(13:0) ramdatai(7:0) prgaddr(15:0) ramdatao(7:0) rdaddr(14:0) wraddr(14:0) ramwe ramoe sfrrdaddr(3:0) sfrwraddr(3:0) sfrwe sfroe sleep
Year license
Encrypted Netlist only
Unlimited Designs license
Source Netlist
Upgrade from
Source Netlist Single Design Unlimited Designs
sfrdatai(7:0)
PINS DESCRIPTION
clkwdt mclr prgdata[13:0] ramdatai[7:0] sfrdatai[7:0] intr t0cki portxi[7:0] docddatai prgaddr[15:0] ramdatao[7:0] rdaddr[14:0]
TYPE
input input input input input input input input input input input
DESCRIPTION
Global clock Watchdog clock Global reset Power Reset User reset Data from program memory Data from int. data memory Data from External regs. External interrupt Timer input Port input DoCDDebugger input
intr t0cki portai(7:0) portbi(7:0) portci(7:0) portdi(7:0)
portao(7:0) portbo(7:0) portco(7:0) portdo(7:0) trisa(7:0) trisb(7:0) trisc(7:0) trisd(7:0)
docddatai
output Program memory address output Data internal data memory output read address
docddatao docdclk prgdatao(13:0) DoCD Interface prgwe
trademarks mentioned this document trademarks their respective owners.
http://www.dcd.pl
Copyright 1999-2007 Digital Core Design. Rights Reserved.
BLOCK DIAGRAM
Arithmetic Logic Unit performs arithmetic logic operations during execution instruction. This module contains work register Status register. Control Unit performs core synchronization data flow control. This module manages execution instructions. Performs decode control functions other blocks. contains program counter (PC) hardware stack. Hardware Stack it's configurable hardware stack. stack space part either program data space stack pointer readable writable. pushed onto stack when CALL instruction executed interrupt causes branch. stack popped while RETURN, RETFIE RETLW instruction execution. stack operates circular buffer. This means that after stack been pushed eight times, ninth push overwrites value that stored from first push. Controller performs interface functions between Data memory DRPIC1655X internal logic. assures correct Data Memory addressing data transfers. DRPIC1655X supports addressing modes: direct indirect. Direct Addressing 9-bit direct address computed from RP(1:0) bits (STATUS) least significant bits instruction word. Indirect addressing possible using INDF register. instruction using INDF register actually accesses data pointed file select register FSR. Reading INDF register indirectly will produce 00h. Writing INDF register indirectly results nooperation. effective 9-bit address obtained concatenating (STATUS) 8-bit register. Interrupt Controller Interrupt Controller module responsible interrupt manage system external internal interrupt sources. contains interrupt related register called INTCON. There three interrupt sources: External interrupt TMR0 overflow interrupt PORTB change interrupt (pins B7:B4)
trademarks mentioned this document trademarks their respective owners.
interrupt control register INTCON records individual interrupt requests flag bits. global interrupt enable bit, enables unmasked interrupts. Each interrupt source individual enable bit, which enable disable corresponding interrupt. When interrupt responded cleared disable further interrupt, return address pushed into stack loaded with 0004h. interrupt flag bits must cleared software before reenabling interrupts.
Hardware Stack
mclr sleep prgdata prgaddr
Control Unit Controller
ramdatai ramdatao rdaddr wraddr ramwe ramoe sfrdatai sfrrdaddr sfrwraddr sfrwe sfroe portai portbi portci portdi portao portbo portco portdo trisa trisb trisc trisd
intr
Interrupt Controller
t0cki
Timer
clkwdt
Watchdog Timer
Ports
docddatai docddatao docdclk prgdatao prgwe
DoCD Debugger
Timer Main system's timer prescaler. This timer operates modes: 8-bit timer 8-bit counter. "timer mode", timer registers incremented every periods. When prescaler assigned into TIMER prescale ration divided 256. "counter mode" timer register incremented every falling rising edge T0CKI pin, dependent T0SE OPTION register.
http://www.dcd.pl
Copyright 1999-2007 Digital Core Design. Rights Reserved.
Watchdog Timer- it's free running timer. clock input separate from system clock. means that will even system clock stopped execution SLEEP instruction. During normal operation, time-out generates Watchdog reset. device SLEEP mode time-out causes device wake-up continue with normal operation. Ports Block contains DRPIC1655X's general purpose ports data direction registers (TRIS). DRPIC1655X four 8-bit full bi-directional ports PORT PORT PORT PORT Each port's individually accessed addressable instructions. Read write accesses port performed their corresponding SFR's PORTA, PORTB, PORTC, PORTD. reading instruction always reads status Port pins. Writing instructions always write into Port latches. Each port's corresponding TRISA, registers. When TRIS register this means that corresponding port configured input (output drivers into High Impedance). DoCDDebug Unit it's real-time hardware debugger provides debugging capability whole system. contrast other on-chip debuggers DoCDprovides non-intrusive debugging running application. halt, run, step into skip instruction, read/write contents microcontroller including registers, internal, external, program memories, SFRs including user defined peripherals. Hardware breakpoints controlled program memory, internal external data memories, well SFRs. Hardware breakpoint executed write/read occurred particular address with certain data pattern without pattern. DoCDsystem includes three-wire interface complete tools communicate work with core real time debugging. built scalable unit some features turned save silicon reduce power consumption. special care power consumption been taken, when debugger used automatically switched power save mode. Finally whole debugger turned when debug option longer used.
trademarks mentioned this document trademarks their respective owners.
OPTIONAL PERIPHERALS
There also available optional peripherals, included presented DRPIC1655X Microcontroller Core. optional peripherals, implemented microcontroller core upon customer request. Timer Timer Full duplex UART Master Slave Serial Peripheral Interface
Supports speeds system clock Mode fault error Write collision error Software selectable polarity phase
serial clock
System errors detection Allows operation from wide range system
clock frequencies (build-in 5-bit timer)
Interrupt generation
Pulse Width Modulation Timer
independent 8-bit channels, concatenated 16-bit channel pulse period
Software-selectable duty from 100% Software-selectable
polarity
output
waveform
controller Master
7-bit 10-bit addressing modes NORMAL, FAST, HIGH speeds Multi-master systems supported Clock arbitration synchronization User defined timings lines Wide range system clock frequencies Interrupt generation
controller Slave
NORMAL speed FAST speed HIGH speed 3400 Wide range system clock frequencies User defined data setup time lines Interrupt generation
http://www.dcd.pl
Copyright 1999-2007 Digital Core Design. Rights Reserved.
PERFORMANCE
following table gives survey about Core area performance ALTERA® devices after Place Route:
Speed Logic Cells Fmax grade CYCLONE CYCLONE STRATIX STRATIX STRATIX APEX 1131 APEX20KC 1131 APEX20KE 1131 APEX20K 1131 ACEX1K 1150 FLEX10KE 1150 Core performance ALTERA® devices Device
IMPROVEMENT
Most instruction DRPIC1655X executed within period, except program branches that require periods. table below shows sample instructions execution times: Mnemonic DRPIC1655X PIC16C554 Impr. operands (CLK cycles) (CLK cycles) ADDWF ANDWF DECFSZ 1(2) 4(8) INCFSZ 1(2)1 4(8)1 BTFSC 1(2)1 4(8)1 BTFSS 1(2)1 4(8)1 CALL GOTO RETFIE RETLW RETURN
Area utilized each unit DRPIC1655X core vendor specific technologies summarized table below.
Component
[LC]
AREA
[FFs]
CPU* Timer Watchdog Timer Ports Total area
number clock case when result operation
*CPU consisted ALU, Control Unit, Controller, Hardware Stack, Extended interrupt controller, External Interrupt Controller, Extended Interrupt controller, program memory
Core components area utilization CYCLONE
trademarks mentioned this document trademarks their respective owners.
http://www.dcd.pl
Copyright 1999-2007 Digital Core Design. Rights Reserved.
DFPIC&DRPIC FAMILY family DFPICXX DRPICXX Cores combine high-performance, cost, small compact size, offering best price/performance ratio Market. DCD's Cores dedicated cost-sensitive consumer products, computer peripherals, office automation, automotive control systems, security telecommunication applications. DCD's DFPICXX DRPICXX Cores family contains four 8-bit microcontroller Cores best meet your needs: DFPIC165X 12-bit program word, DFPIC1655X 14-bit program word, DRPIC1655X DRPIC166X single cycle microcontrollers with 14-bit program word. three microcontroller cores binary compatible with widely accepted PIC16C5X PIC16CXXX. They employ modified RISC architecture four times faster than original ones. DFPICXXX DRPICXX Cores written pure VHDL/VERILOG languages which make them technologically independent. DFPICXX DRPICXX family members supports power saving SLEEP mode allows user configure watchdog time-out period number hardware stack levels. DFPICXX DRPICXX fully customized according customer needs.
Program Memory space Data Memory space Program word length Number instructions External interrupts Internal Interrupts Levels hardware stack Wake port change Watchdog Timer
Sleep Mode
Speed rate
Ports
Design
DFPIC 165X DFPIC 1655X DRPIC 1655X DRPIC 166X
Optional DFPIC DRPIC family High Performance Microcontroller Cores
trademarks mentioned this document trademarks their respective owners.
http://www.dcd.pl
Copyright 1999-2007 Digital Core Design. Rights Reserved.
Size (gate)
DoCDDebugger
Timer
Timer
Timer
USART
CCP1
CONTACTS
modification special request please contact Digital Core Design local distributors. Headquarters: Wroclawska 41-902 Bytom, POLAND e-mail: iinfo@dcd.pl tel.
Distributors: http://www.dcd.pl/apartn.php Please check http://www.dcd.pl/apartn.php
trademarks mentioned this document trademarks their respective owners.
http://www.dcd.pl
Copyright 1999-2007 Digital Core Design. Rights Reserved.

High Performance Configurable 8-bit RISC Microcontroller 2.15 DRP

Top Searches for this datasheet

Other recent searches