Integer Floating Point Pipelined Converter 2.32 DINT2FP pipelined

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Integer Floating Point Pipelined Converter 2.32 DINT2FP pipelined

Datasheet Thumbnail

Top Searches for this datasheet

DINT2FP
Integer Floating Point Pipelined Converter 2.32
DINT2FP pipelined integer floating point converter. input output numbers format according IEEE-754 standard. DINT2FP supports double word integers Bytes) single precision real numbers. Convert operation pipelined levels. Input data every clock cycle. first result appears after latency equal clock periods next results available each clock cycle. Full precision accuracy accomplished. Fully synthesizable, static synchronous design with internal tri-states
DELIVERABLES
Source code: VHDL Source Code or/and VERILOG Source Code or/and Encrypted, plain text EDIF netlist VHDL VERILOG test bench environment Active-HDL automatic simulation macros ModelSim automatic simulation macros NCSim automatic simulation macros Tests with reference responses Technical documentation Installation notes core specification Datasheet Synthesis scripts Example application Technical support Core implementation support months maintenance
APPLICATION
Math coprocessors algorithms Embedded arithmetic coprocessor Data processing control
FEATURES
Full IEEE-754 compliance Double word integer input numbers Bytes) Single precision real output numbers Simple interface programming required levels pipelining Full accuracy precision Results available every clock Fully configurable
Delivery Core updates, minor major versions changes Delivery documentation updates Phone email support
LICENSING
Comprehensible clearly defined licensing methods without royalty fees make using Core easy simply. Single Design license allows using Core single FPGA bitstream ASIC http://www.dcd.pl
trademarks mentioned this document trademarks their respective owners.
Copyright 1999-2007 Digital Core Design. Rights Reserved.
tation. also permits FPGA prototyping before ASIC production. Unlimited Designs license allows using Core unlimited number FPGA bitstreams ASIC implementations. cases number Core instantiations within design, number manufactured chips unlimited. There time limitations. Single Design license
VHDL, Verilog source code called
BLOCK DIAGRAM
datai(31:0)
Argument Checker
Main Pipelined Unit
Result Composer
datao(31:0)
Source
Encrypted, plain text EDIF called Netlist
Unlimited Designs license
Source Netlist
Arguments Checker performs input data analyze against IEEE-754 number standard compliance. appropriate numbers information about input data classes given results Main Pipelined Unit. Main Pipelined Unit performs integer floating point conversion. Gives complex information about results Result Composer module. Result Composer performs result rounding function, data alignment IEEE-754 standard.
Upgrade from
Netlist Source Single Design Unlimited Designs
SYMBOL
datai(31:0) datao(31:0)
PERFORMANCE
following table gives survey about Core area performance ALTERA® devices after Place Route
Speed Logic Cells Fmax grade FLEX10KE ACEX1K APEX20K APEX20KE APEX20KC APEX-II MERCURY STRATIX CYCLONE STRATIX-II CYCLONE-II Core performance ALTERA® devices Device
PINS DESCRIPTION
datai[31:0] datao[31:0]
TYPE
Input Input Input Input
DESCRIPTION
Global system clock Global system reset Enable computing Data input
Output Data output
trademarks mentioned this document trademarks their respective owners.
http://www.dcd.pl
Copyright 1999-2007 Digital Core Design. Rights Reserved.

Integer Floating Point Pipelined Converter 2.32 DINT2FP pipelined

Top Searches for this datasheet

Other recent searches