| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER FE
Top Searches for this datasheetICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER FEATURES 3.3V LVPECL output pair LVCMOS/LVTTL REF_OUT output Selectable crystal oscillator interfaces LVCMOS/LVTTL single-ended input Crystal range: 17.5MHz 29.54MHz Able generate GbE/10GbE/12GbE, Fibre Channel (1Gb/4Gb/10Gb), PCI-E SATA from 25MHz crystal range: 1.12GHz 1.3GHz Supports following applications: SONET, Ethernet, Fibre Channel, Serial ATA, HDTV phase jitter 622.08MHz (12kHz 20MHz): <1ps (typical) design target Supply modes: VCC/VCCO 3.3V/3.3V 3.3V/2.5V 2.5V/2.5V -40°C 85°C ambient operating temperature Available both standard lead-free RoHS-compliant packages GENERAL DESCRIPTION ICS843001I-23 highly versatile, phase noise LVPECL/LVCMOS Synthesizer HiPerClockSwhich generate jitter reference clocks variety communication applications member HiPerClocksfamily high performance clock solutions from ICS. dual crystal interface allows synthesizer support three communication standards given application (i.e. SONET with 19.44MHz crystal, 1Gb/10Gb Ethernet Fibre Channel using 25MHz crystal). phase jitter performance typically less than 1ps, thus making device acceptable demanding applications such OC48 SONET, GbE/10Gb Ethernet applications. ICS843001I-23 packaged small 24-pin TSSOP package. BLOCK DIAGRAM N2:N0 SEL0 Pulldown ASSIGNMENT SEL1 Pulldown XTAL_IN0 (default) XTAL_OUT0 XTAL_IN1 XTAL_OUT1 Pulldown Phase Detector VCCO_LVCMOS VCCO_LVPECL VCCA XTAL_OUT1 XTAL_IN1 REF_OUT OE_REF SEL1 SEL0 XTAL_IN0 XTAL_OUT0 (default) ICS843001I-23 24-Lead TSSOP 4.40mm 7.8mm 0.92mm package body Package View Pulldown M2:M0 Pullup REF_OUT OE_REF Pulldown Preliminary Information presented herein represents product prototyping pre-production. noted characteristics based initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves right change circuitry specifications without notice. 843001AGI-23 REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER Type Description Output supply LVCMOS/LVTTL REF_OUT output. Pulldown Output divider select pins. Table LVCMOS/LVTTL interface levels. Pullup Output supply LVPECL output. Differential output pair. LVPECL interface levels. Negative supply pin. Analog supply pin. Core supply pin. Parallel resonant ystal interface. XTAL_OUT1 output, XTAL_IN1 input. Parallel resonant ystal interface. XTAL_OUT0 output, XTAL_IN0 input. Pulldown LVCMOS/LVTTL clock input. Pulldown Input select pins. LVCMOS/LVTTL interface levels. Active HIGH Master Reset. When logic HIGH, internal dividers reset causing true output inver output Pulldown high. When logic LOW, internal dividers outputs enabled. LVCMOS/LVTTL interface levels. Feedback divider select pins. Table Pullup LVCMOS/LVTTL interface levels. Reference clock output enable. Default Low. Table Pulldown LVCMOS/LVTTL interface levels. Reference clock output. LVCMOS/LVTTL interface levels. TABLE DESCRIPTIONS Number Name VCCO_CMOS VCCO_LVPECL VCCA XTAL_OUT1, XTAL_IN1 XTAL_OUT0, XTAL_IN0 SEL0, SEL1 Input Input Power Ouput Power Power Power Input Input Input Input Input Power OE_REF REF_OUT Input Input Output NOTE: Pullup Pulldown refer internal input resistors. Table Characteristics, typical values. TABLE CHARACTERISTICS Symbol RPULLDOWN RPULLUP Rout Parameter Input Capacitance Input Pulldown Resistor Input Pullup Resistor Output Impedance REF_OUT Test Conditions Minimum Typical Maximum Units 843001AGI-23 REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER Output Frequency (MHz) 74.25 74.25 155.52 622.08 311.04 156.25 312.5 187.5 106.25 159.375 212.5 TABLE COMMON CONFIGURATIONS TABLE Input XTAL Input (MHz) 24.75 19.44 19.44 19.44 Feedback Divider (MHz) 1188 1188 1244.16 1244.16 1244.16 1250 1250 1250 1250 1250 1125 1200 1200 1200 1275 1275 1275 Divider Value Application HDTV HDTV SONET SONET SONET GigE GigE GigE XGMII GigE GigE Express SATA SATA Fibre Channel Fibre Channel Fibre Channel TABLE PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE Inputs Divider Value (default) TABLE PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE Inputs Divide Value (default) Input Frequency Minimum 25.5 24.9 23.3 22.4 22.0 17.5 Maximum 29.54 28.88 27.08 26.0 25.49 20.31 TABLE BYPASS MODE FUNCTION TABLE Inputs SEL1 SEL0 Reference Input XTAL0 XTAL1 Mode Active Active Active Bypass TABLE OE_REF OUTPUT FUNCTION TABLE Inputs OE_REF Output REF_OUT Hi-Z Active 843001AGI-23 REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER 4.6V -0.5V 0.5V 50mA 100mA -0.5V VCCO 0.5V 70°C/W mps) -65°C 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings cause permanent damage device. These ratings stress specifications only. Functional operation product these conditions conditions beyond those listed Characteristics Characteristics implied. Exposure absolute maximum rating conditions extended periods affect product reliability. ABSOLUTE MAXIMUM RATINGS Supply Voltage, Inputs, Outputs, (LVPECL) Continuous Current Surge Current Outputs, (LVCMOS) Package Thermal Impedance, Storage Temperature, TSTG TABLE POWER SUPPLY CHARACTERISTICS, VCCA VCCO_LVPECL, VCCO_LVCMOS 3.3V±5%, -40°C 85°C Symbol VCCA VCCO_LVPECL VCCO_LVCMOS ICCA ICCO_LVPECL ICCO_LVCMOS Parameter Core Supply Voltage Analog Supply Voltage Output Supply Voltage Output Supply Voltage Power Supply Current Analog Supply Current Output Supply Current Output Supply Current OE_REF OE_REF REF_OUT 29.54MHz OE_REF OE_REF REF_OUT 29.54MHz Test Conditions Minimum 3.135 3.135 3.135 3.135 Typical Maximum 3.465 3.465 3.465 3.465 Units TABLE POWER SUPPLY CHARACTERISTICS, VCCA 3.3V±5%, VCCO_LVPECL, VCCO_LVCMOS 2.5V±5%, -40°C 85°C Symbol VCCA VCCO_LVPECL VCCO_LVCMOS ICCA ICCO_LVPECL ICCO_LVCMOS Parameter Core Supply Voltage Analog Supply Voltage Output Supply Voltage Output Supply Voltage Power Supply Current Analog Supply Current Output Supply Current Output Supply Current Test Conditions Minimum 3.135 3.135 2.625 2.625 Typical Maximum 3.465 3.465 2.625 2.625 Units OE_REF OE_REF REF_OUT 29.54MHz OE_REF OE_REF REF_OUT 29.54MHz 843001AGI-23 REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER Test Conditions Minimum 2.625 2.625 2.625 2.625 OE_REF OE_REF REF_OUT 29.54MHz OE_REF OE_REF REF_OUT 29.54MHz Typical Maximum 2.625 2.625 2.625 2.625 Units TABLE POWER SUPPLY CHARACTERISTICS, VCCA VCCO_LVPECL, VCCO_LVCMOS 2.5V±5%, -40°C 85°C Symbol VCCA VCCO_LVPECL VCCO_LVCMOS ICCA ICCO_LVPECL ICCO_LVCMOS Parameter Core Supply Voltage Analog Supply Voltage Output Supply Voltage Output Supply Voltage Power Supply Current Analog Supply Current Output Supply Current Output Supply Current TABLE LVCMOS LVTTL CHARACTERISTICS, VCCA VCCO_LVCMOS 3.3V±5% 2.5V±5%, VCCA 3.3V±5%, VCCO_LVCMOS 2.5V±5%, -40°C 85°C Symbol Parameter Input High Voltage Input Voltage CLK, SEL0, SEL1, OE_REF, M0:M2 CLK, SEL0, SEL1, OE_REF, M0:M2 REF_OUT REF_OUT Test Conditions 3.3V 2.5V 3.3V 2.5V 3.465V 2.625V 3.465V 2.625V 3.465V 2.625V, 3.465V 2.625V, VCCO_LVCMOS 3.465V VCCO_LVCMOS 2.625V VCCO_LVCMOS 3.465V Minimum Typical -0.3 -0.3 Maximum -150 Units V/ns Input High Current Input Current Output High Voltage; NOTE Output Voltage; NOTE 2.625V Input Edge Rate NOTE Output terminated with VCCO _LVCMOS/2. Parameter Measurement Information Section, "Output Load Test Circuit Diagram" diagrams. TABLE LVPECL CHARACTERISTICS, VCCA VCCO_LVPECL 3.3V±5% 2.5V±5%, VCCA 3.3V±5%, VCCO_LVPECL 2.5V±5%, -40°C 85°C Symbol VSWING Parameter Output High Voltage; NOTE Output Voltage; NOTE Peak-to-Peak Output Voltage Swing Test Conditions Minimum VCCO_LVPECL VCCO_LVPECL Typical Maximum VCCO_LVPECL VCCO_LVPECL Units NOTE Outputs terminated with VCCO_LVPECL 843001AGI-23 REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER Test Conditions Minimum 17.5 Typical Maximum 29.54 Units TABLE CRYSTAL CHARACTERISTICS Parameter Mode Oscillation Frequency Equivalent Series Resistance (ESR) Shunt Capacitance Drive Level NOTE: Characterized using 18pF parallel resonant crystal. Fundamental TABLE CHARACTERISTICS, VCCA VCCO_LVPECL, VCCO_LVCMOS 3.3V±5%, -40°C 85°C Symbol fOUT fVCO tL_SEL tL_M Parameter Output Frequency Propagation Delay, NOTE REF_OUT Phase Jitter, (Random); NOTE Lock Range Select Time Lock Time Output Rise/Fall Time Q/nQ REF_OUT Test Conditions Minimum 622.08MHz (12kHz 20MHz) 1.12 Typical Maximum Units Q/nQ Output Duty Cycle REF_OUT NOTE Measured from VCC/2 input VCCO_LVCMOS/2 output. NOTE Phase jitter measured using 19.44MHz quar crystal. NOTE This parameter defined accordance with JEDEC Standard TABLE CHARACTERISTICS, VCCA 3.3V±5%, VCCO_LVPECL, VCCO_LVCMOS 2.5V±5%, -40°C 85°C Symbol fOUT fVCO tL_SEL tL_M Parameter Output Frequency Propagation Delay, NOTE REF_OUT Phase Jitter, (Random); NOTE Lock Range Select Time Lock Time Output Rise/Fall Time Q/nQ REF_OUT Test Conditions Minimum Typical Maximum Units 622.08MHz (12kHz 20MHz) 1.12 Q/nQ Output Duty Cycle REF_OUT NOTE Measured from VCC/2 input VCCO_LVCMOS/2 output. NOTE Phase jitter measured using 19.44MHz quar crystal. NOTE This parameter defined accordance with JEDEC Standard 843001AGI-23 REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER Test Conditions Minimum 622.08MHz (12kHz 20MHz) 1.12 Q/nQ REF_OUT Typical Maximum Units TABLE CHARACTERISTICS, VCCA VCCO_LVPECL, VCCO_LVCMOS 2.5V±5%, -40°C 85°C Symbol fOUT fVCO tL_SEL tL_M Parameter Output Frequency Propagation Delay, NOTE REF_OUT Phase Jitter, (Random); NOTE Lock Range Select Time Lock Time Output Rise/Fall Time Q/nQ Output Duty Cycle REF_OUT NOTE Measured from VCC/2 input VCCO_LVCMOS/2 output. NOTE Phase jitter measured using 19.44MHz quar crystal. NOTE This parameter defined accordance with JEDEC Standard 843001AGI-23 REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER PARAMETER MEASUREMENT INFORMATION 1.65±5% VCCA, VCCO_LVPECL SCOPE VCCA, VCCO_LVCMOS SCOPE LVPECL LVCMOS -1.3V±0.165V -1.65V±5% 3.3V LVPECL OUTPUT LOAD TEST CIRCUIT 2.8V±0.04V VCCA VCCO_LVPECL 3.3V LVCMOS OUTPUT LOAD TEST CIRCUIT 2.05±5% 1.25±5% SCOPE VCCA VCCO_LVCMOS SCOPE LVPECL LVCMOS VDDO -0.5V±0.125V -1.25V±5% 3.3V CORE/2.5V LVPECL OUTPUT LOAD TEST CIRCUIT 3.3V CORE/2.5V LVCMOS OUTPUT LOAD TEST CIRCUIT 1.25±5% VCCA, VCCO_LVPECL SCOPE VCCA, VCCO_LVCMOS SCOPE LVPECL LVCMOS -0.5V±0.125V -1.25V±5% 2.5V LVPECL OUTPUT LOAD TEST CIRCUIT 843001AGI-23 2.5V LVCMOS OUTPUT LOAD TEST CIRCUIT REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER Phase Noise Plot Noise Power Phase Noise Mask PERIOD Offset Frequency PERIOD 100% Jitter Area Under Masked Phase Noise Plot PHASE JITTER LVPECL OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD CCO_LVCMOS REF_OUT PERIOD Clock Outputs PERIOD 100% LVCMOS OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD OUTPUT RISE/FALL TIME VCCO_LVCMOS REF_OUT PROPAGATION DELAY 843001AGI-23 REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER APPLICATION INFORMATION POWER SUPPLY FILTERING TECHNIQUES high speed analog circuitry, power supply pins vulnerable random noise. ICS843001I-23 provides separate power supplies isolate high switching noise from outputs internal PLL. VCC, VCCA, VCCO_x should individually connected power supply plane through vias, bypass capacitors should used each pin. achieve optimum jitter performance, power supply isolation required. Figure illustrates resistor along with 10µF .01F bypass capacitor should connected each VCCA. 3.3V 2.5V .01F VCCA .01F FIGURE POWER SUPPLY FILTERING RECOMMENDATIONS UNUSED INPUT OUTPUT PINS INPUTS: OUTPUTS: CRYSTAL INPUT: applications requiring crystal oscillator input, both XTAL_IN XTAL_OUT left floating. Though required, additional protection, resistor tied from XTAL_IN ground. INPUT: applications requiring test clock, left floating. Though required, additional protection, resistor tied from input ground. CONTROL PINS: control pins have internal pull-ups pull-downs; additional resistance required added additional protection. resistor used. LVCMOS OUTPUT: unused LVCMOS output left floating. recommend that there trace attached. LVPECL OUTPUT unused LVPECL outputs left floating. recommend that there trace attached. Both sides differential output pair should either left floating terminated. 843001AGI-23 REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER Figure below were determined using 18pF parallel resonant crystal were chosen minimize error. CRYSTAL INPUT INTERFACE ICS843001I-23 been characterized with 18pF parallel resonant crystals. capacitor values shown XTAL_IN 18pF Parallel stal XTAL_OUT ICS843001I-23 ICS84332 Figure CRYSTAL INPUt INTERFACE TERMINATION 3.3V LVPECL OUTPUT clock layout topology shown below typical termination LVPECL outputs. different layouts mentioned recommended only guidelines. FOUT nFOUT impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors current path ground) current sources must used functionality. These outputs designed drive transmission lines. Matched impedance techniques should used maximize operating frequency minimize signal distortion. Figures show different layouts which recommended only guidelines. Other suitable clock layouts exist would recommended that board designers simulate guarantee compatibility across printed circuit clock component process variations. 3.3V FOUT FOUT ((VOH VOL) (VCC FIGURE LVPECL OUTPUT TERMINATION 843001AGI-23 FIGURE LVPECL OUTPUT TERMINATION REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER close ground level. Figure eliminated termination shown Figure TERMINATION 2.5V LVPECL OUTPUT Figure Figure show examples termination 2.5V LVPECL driver. These terminations equivalent terminating 2.5V, very 2.5V 2.5V 2.5V VCC=2.5V 2,5V LVPECL Driv 62.5 62.5 VCC=2.5V 2,5V LVPECL Driv FIGURE 2.5V LVPECL DRIVER TERMINATION EXAMPLE FIGURE 2.5V LVPECL DRIVER TERMINATION EXAMPLE 2.5V VCC=2.5V 2,5V LVPECL Driv FIGURE 2.5V LVPECL TERMINATION EXAMPLE 843001AGI-23 REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER RELIABILITY INFORMATION TABLE JAVS. FLOW TABLE LEAD TSSOP Velocity (Meters Second) 65°C/W 62°C/W Multi-Layer PCB, JEDEC Standard Test Boards 70°C/W TRANSISTOR COUNT transistor count ICS843001I-23 4165 843001AGI-23 REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER LEAD TSSOP PACKAGE OUTLINE SUFFIX TABLE PACKAGE DIMENSIONS SYMBOL 0.45 -4.30 0.65 BASIC 0.75 0.10 -0.05 0.80 0.19 0.09 7.70 6.40 BASIC 4.50 Millimeters Minimum 1.20 0.15 1.05 0.30 0.20 7.90 Maximum Reference Document: JEDEC Publication MO-153 843001AGI-23 REV. JANUARY 2006 ICS843001I-23 FEMTOCLOCKSCRYSTAL-TO-3.3V LVPECL/LVCMOS FREQUENCY SYNTHESIZER Marking Package Lead TSSOP Lead TSSOP Lead "Lead-Free" TSSOP Lead "Lead-Free" TSSOP Shipping Packaging tube 2500 tape reel tube 2500 tape reel Temperature -40°C 85°C -40°C 85°C -40°C 85°C -40°C 85°C TABLE ORDERING INFORMATION Part/Order Number ICS843001AGI-23 ICS843001AGI-23T ICS843001AGI-23LF ICS843001AGI-23LFT ICS843001AI23 ICS843001AI23 NOTE: that ordered with "LF" suffix number Pb-Free configuration RoHS compliant. aforementioned trademarks, HiPerClockS FemtoClocks trademarks Integrated Circuit Systems, Inc. subsidiaries United States and/or other countries. While information presented herein been checked both accuracy reliability, Integrated Circuit Systems, Incorporated (ICS) assumes responsibility either infringement patents other rights third parties, which would result from use. other circuits, patents, licenses implied. This product intended normal commercial industrial applications. other applications such those requiring high reliability other extraordinary environmental requirements recommended without additional processing ICS. reserves right change circuitry specifications without notice. does authorize warrant product life support devices critical medical instruments. 843001AGI-23 REV. JANUARY 2006 Other recent searchesSP7686 - SP7686 SP7686 Datasheet 7686A - 7686A 7686A Datasheet SN74ACT244-EP - SN74ACT244-EP SN74ACT244-EP Datasheet SMAJ530 - SMAJ530 SMAJ530 Datasheet SMAJ550 - SMAJ550 SMAJ550 Datasheet NC7WZ125 - NC7WZ125 NC7WZ125 Datasheet MAX9675 - MAX9675 MAX9675 Datasheet MA08091 - MA08091 MA08091 Datasheet LBN11501 - LBN11501 LBN11501 Datasheet HSMP-3890 - HSMP-3890 HSMP-3890 Datasheet AL4CE211 - AL4CE211 AL4CE211 Datasheet
Privacy Policy | Disclaimer |