700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYN

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYN

Datasheet Thumbnail

Top Searches for this datasheet

ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
FEATURES
Dual differential 3.3V LVPECL outputs Selectable crystal oscillator interface LVCMOS TEST_CLK Output frequency 700MHz Crystal input frequency range: 12MHz 27MHz range: 250MHz 700MHz Parallel serial interface programming counter output dividers period jitter: (maximum) Cycle-to-cycle jitter: 25ps (maximum) 3.3V supply voltage 70°C ambient operating temperature Replaces 8430-71 Available both standard lead-free RoHS-compliant packages
GENERAL DESCRIPTION
ICS8430B-71 general purpose, dual outIC Crystal/LVCMOS-to-3.3V Differential LVPECL HiPerClockSHigh Frequency Synthesizer member HiPerClockSfamily High Performance Clock Solutions from ICS. ICS8430B-71 selectable crystal oscillator interface LVCMOS TEST_CLK. operates frequency range 250MHz 700MHz. With output configured divide frequency output frequency steps small 2MHz achieved using 16MHz crystal test clock. Output frequencies 700MHz programmed using serial parallel interfaces configuration logic. jitter frequency range ICS8430B-71 make ideal clock generator most clock tree applications.
BLOCK DIAGRAM
VCO_SEL XTAL_SEL
ASSIGNMENT
VCO_SEL nP_LOAD XTAL_IN
TEST_CLK XTAL_IN XTAL_OUT XTAL_OUT TEST_CLK XTAL_SEL VCCA S_LOAD S_DATA S_CLOCK
ICS8430B-71
PHASE DETECTOR S_LOAD S_DATA S_CLOCK nP_LOAD M0:M8 N0:N2 CONFIGURATION INTERFACE LOGIC
TEST
FOUT1
nFOUT1
VCCO
FOUT0
nFOUT0
FOUT0 nFOUT0 FOUT1 nFOUT1
32-Lead LQFP 1.4mm package body Package View
TEST
Preliminary Information presented herein represents product prototyping pre-production. noted characteristics based initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves right change circuitry specifications without notice.
8430BY
REV. SEPTEMBER 2005
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
specific default state that will automatically occur during power-up. TEST output when operating parallel input mode. relationship between frequency, crystal frequency divider defined follows: fVCO fxtal value required values through shown Table Programmable Frequency Function Table. Valid values which will achieve lock 16MHz reference defined 350. frequency defined follows: fout fVCO fxtal Serial operation occurs when nP_LOAD HIGH S_LOAD LOW. shift register loaded sampling S_DATA bits with rising edge S_CLOCK. contents shift register loaded into divider output divider when S_LOAD transitions from LOW-to-HIGH. divide output divide values latched HIGHto-LOW transition S_LOAD. S_LOAD held HIGH, data S_DATA input passed directly divider output divider each rising edge S_CLOCK. serial mode used program bits test bits internal registers determine state TEST output follows:
FUNCTIONAL DESCRIPTION
NOTE: functional description that follows describes operation using 16MHz crystal. Valid loop divider values different crystal input frequencies defined Input Frequency Characteristics, Table NOTE ICS8430B-71 features fully integrated therefore requires external components setting loop bandwidth. parallel-resonant, fundamental crystal used input on-chip oscillator. output oscillator divided prior phase detector. With 16MHz crystal, this provides 1MHz reference frequency. operates over range 250MHz 700MHz. output divider also applied phase detector. phase detector divider force output frequency times reference frequency adjusting control voltage. Note that some values (either high low), will achieve lock. output scaled divider prior being sent each LVPECL output buffers. divider provides output duty cycle. programmable features ICS8430B-71 support input modes program divider output divider. input operational modes parallel serial. Figure shows timing diagram each mode. parallel mode, nP_LOAD input initially LOW. data inputs through through passed directly divider output divider. LOW-to-HIGH transition nP_LOAD input, data latched divider remains loaded until next transition nP_LOAD until serial event occurs. result, bits hardwired divider output divider
TEST Output S_Data clocked into register Output divider CMOS Fout
SERIAL LOADING
S_CLOCK
S_DATA S_LOAD
nP_LOAD
PARALLEL LOADING
M0:M8, N0:N2
nP_LOAD
S_LOAD
Time
FIGURE PARALLEL SERIAL LOAD OPERATIONS
8430BY
REV. SEPTEMBER 2005
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
Type Input Input Input Input Power Output Power Output Power Output Description
TABLE DESCRIPTIONS
Number Name TEST FOUT1, nFOUT1 VCCO FOUT0, nFOUT0
Pulldown divider inputs. Data latched LOW-to-HIGH transition nP_LOAD input. LVCMOS LVTTL interface levels. Pullup Pulldown Determines output divider value defined Table Function Table. LVCMOS LVTTL interface levels. Pullup Negative supply pins. Test output which ACTIVE serial mode operation. Output driven parallel mode. LVCMOS/LVTTL interface levels. Core power supply pin. Differential output synthesizer. 3.3V LVPECL interface levels. Output supply pin. Differential output synthesizer. 3.3V LVPECL interface levels.
Active High Master reset. When logic HIGH, internal dividers reset causing true outputs (FOUTx) inver Input Pulldown outputs (nFOUTx) high. When Logic LOW, internal dividers outputs enabled. Asser tion does affect loaded values. LVCMOS LVTTL interface levels. Clocks serial data present S_DATA input into shift register S_CLOCK Input Pulldown rising edge S_CLOCK. LVCMOS LVTTL interface levels. Shift register serial input. Data sampled rising edge S_DATA Input Pulldown S_CLOCK. LVCMOS LVTTL interface levels. Controls transition data from shift register into dividers. S_LOAD Input Pulldown LVCMOS LVTTL interface levels. Power Analog supply pin. VCCA Selects between ystal oscillator test clock reference source. Selects XTAL inputs when HIGH. XTAL_SEL Input Pullup Selects TEST_CLK when LOW. LVCMOS LVTTL interface levels. Pulldown Test clock input. LVCMOS interface levels. TEST_CLK Input ystal oscillator interface. XTAL_IN input. XTAL_OUT, Input XTAL_OUT output. XTAL_IN Parallel load input. Determines when data present M8:M0 nP_LOAD Input Pulldown loaded into divider, when data present N2:N0 sets output divider value. LVCMOS LVTTL interface levels. Determines whether synthesizer bypass mode. VCO_SEL Input Pullup LVCMOS LVTTL interface levels. NOTE: Pullup Pulldown refer internal input resistors. Table Characteristics, typical values.
TABLE CHARACTERISTICS
Symbol RPULLUP RPULLDOWN Parameter Input Capacitance Input Pullup Resistor Input Pulldown Resistor Test Conditions Minimum Typical Maximum Units
8430BY
REV. SEPTEMBER 2005
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
TABLE PARALLEL
SERIAL MODE FUNCTION TABLE
Inputs Conditions S_CLOCK S_DATA Data Data Data Data Reset. Forces outputs LOW. Data inputs passed directly divider output divider. TEST output forced LOW. Data latched into input registers remains loaded until next transition until serial event occurs. Serial input mode. Shift register loaded with data S_DATA each rising edge S_CLOCK. Contents shift register passed divider output divider. divider output divider values latched. Parallel serial input affect shift registers. S_DATA passed directly divider clocked.
nP_LOAD
Data Data
Data Data
S_LOAD
NOTE: HIGH Don't care Rising edge transition Falling edge transition
TABLE PROGRAMMABLE FREQUENCY FUNCTION TABLE (NOTE
Frequency (MHz) NOTE These divide 16MHz. Divide
values resulting
frequencies correspond ystal TEST_CLK
input frequency
TABLE PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE
Inputs
8430BY
Divider Value
FOUT0, nFOUT0 Output Frequency (MHz) Minimum Maximum 62.5 31.25 15.625 62.5 31.25 87.5 43.75 87.5
REV. SEPTEMBER 2005
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
4.6V -0.5V 0.5V 50mA 100mA 47.9°C/W lfpm) -65°C 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings cause permanent damage device. These ratings stress specifications only. Functional operation product these conditions conditions beyond those listed Characteristics Characteristics implied. Exposure absolute maximum rating conditions extended periods affect product reliability.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, Inputs, Outputs, Continuous Current Surge Current Package Thermal Impedance, Storage Temperature, TSTG
TABLE POWER SUPPLY CHARACTERISTICS, VCCA VCCO 3.3V±5%, 70°C
Symbol VCCA VCCO ICCA Parameter Core Supply Voltage Analog Supply Voltage Output Supply Voltage Power Supply Current Analog Supply Current Test Conditions Minimum 3.135 3.135 3.135 Typical Maximum 3.465 3.465 3.465 Units
TABLE LVCMOS/LVTTL CHARACTERISTICS, VCCA VCCO 3.3V±5%, 70°C
Symbol Input High Voltage Parameter TEST_CLK; NOTE VCO_SEL, S_LOAD, S_DATA, S_CLOCK, nP_LOAD, M0:M8, N0:N2, XTAL_SEL Input Voltage M0-M7, nP_LOAD, S_CLOCK, S_DATA, S_LOAD Input High Current XTAL_SEL, VCO_SEL TEST_CLK Input Current M0-M7, nP_LOAD, S_CLOCK, S_DATA, S_LOAD TEST_CLK, XTAL_SEL, VCO_SEL Test Conditions Minimum 2.35 -0.3 3.465V 3.465V 3.465V 3.465V, 3.465V, -150 Typical Maximum Units
Output TEST; NOTE High Voltage Output TEST; NOTE Voltage NOTE Characterized with input edge rate. NOTE Outputs terminated with VCCO/2.
TABLE LVPECL CHARACTERISTICS, VCCA VCCO 3.3V±5%, 70°C
Symbol Parameter Output High Voltage; NOTE Output Voltage; NOTE Test Conditions Minimum Typical Maximum Units
VSWING Peak-to-Peak Output Voltage Swing NOTE Outputs terminated with VCCO "Parameter Measurement Information" section, "3.3V Output Load Test Circuit" figure.
8430BY
REV. SEPTEMBER 2005
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
Test Conditions Minimum Typical Maximum Units
TABLE INPUT CHARACTERISTICS, VCCA VCCO 3.3V±5%, 70°C
Symbol Parameter TEST_CLK; NOTE XTAL_IN, XTAL_OUT; NOTE S_CLOCK TEST_CLK
Input Frequency
tr_input
Input Rise Time
NOTE input crystal reference frequency range, value must operate within 250MHz 700MHz range. Using minimum input frequency 12MHz, valid values 466. Using maximum frequency 27MHz, valid values 207.
TABLE CRYSTAL CHARACTERISTICS
Parameter Mode Oscillation Frequency Equivalent Series Resistance (ESR) Shunt Capacitance Drive Level Test Conditions Minimum Typical Maximum Units Fundamental
TABLE CHARACTERISTICS, VCCA VCCO 3.3V±5%, 70°C
Symbol FMAX tjit(cc) tjit(per) tsk(o) Parameter Output Frequency Cycle-to-Cycle Jitter; NOTE Period Jitter, RMS; NOTE Output Skew; NOTE Output Rise/Fall Time nP_LOAD Setup Time S_DATA S_CLOCK S_CLOCK S_LOAD nP_LOAD Hold Time S_DATA S_CLOCK S_CLOCK S_LOAD div-by-1 Output Duty Cycle div-by-1, fOUT 400MHz div-by-1, 400MHz fOUT 630MHz fOUT 87.5MHz fOUT 87.5MHz Test Conditions Minimum Typical Maximum Units
Lock Time tLOCK Parameter Measurement Information section. NOTE Jitter performance using XTAL inputs. NOTE Defined skew between outputs same supply voltage with equal load conditions. Measured output differential cross points. NOTE This parameter defined accordance with JEDEC Standard
8430BY
REV. SEPTEMBER 2005
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
PARAMETER MEASUREMENT INFORMATION
VCCA, VCCO
SCOPE
nFOUTx FOUTx nFOUTy FOUTy
tsk(o)
LVPECL
-1.3V 0.165V
3.3V OUTPUT LOAD TEST CIRCUIT
OUTPUT SKEW
VREF
nFOUTx FOUTx tcycle
tcycle
contains 68.26% measurements contains 95.4% measurements contains 99.73% measurements contains 99.99366% measurements contains (100-1.973x10-7)% measurements
jit(cc) tcycle -tcycle
Histogram
Reference Point
(Trigger Edge)
1000 Cycles
Mean Period
(First edge after trigger)
PERIOD JITTER
CYCLE-TO-CYCLE JITTER
nFOUTx Clock Outputs FOUTx
PERIOD
PERIOD
100%
OUTPUT RISE/FALL TIME
8430BY
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
REV. SEPTEMBER 2005
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER APPLICATION INFORMATION
POWER SUPPLY FILTERING TECHNIQUES
high speed analog circuitry, power supply pins vulnerable random noise. ICS8430B-71 provides separate power supplies isolate high switching noise from outputs internal PLL. VCC, VCCA, VCCO should individually connected power supply plane through vias, bypass capacitors should used each pin. achieve optimum jitter performance, power supply isolation required. Figure illustrates resistor along with .01F bypass capacitor should connected each VCCA pin.
3.3V .01F VCCA .01F
FIGURE POWER SUPPLY FILTERING
CRYSTAL INPUT INTERFACE
crystal characterized either series parallel mode operation. ICS8430B-71 built-in crystal oscillator circuit. This interface accept either series parallel crystal without additional components generate frequencies with accuracy suitable most applications. Additional accuracy achieved adding small capacitors shown Figure
XTAL_OUT 18pF Parallel Crystal XTAL_IN
Figure CRYSTAL INPUt INTERFACE
8430BY
REV. SEPTEMBER 2005
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
RECOMMENDATIONS UNUSED INPUT OUTPUT PINS INPUTS: OUTPUTS:
CRYSTAL INPUT: applications requiring crystal oscillator input, both XTAL_IN XTAL_OUT left floating. Though required, additional protection, resistor tied from XTAL_IN ground. TEST_CLK INPUT: applications requiring test clock, left floating. Though required, additional protection, resistor tied from TEST_CLK ground. LVCMOS CONTROL PINS: control pins have internal pull-ups pull-downs; additional resistance required added additional protection. resistor used. LVPECL OUTPUT unused LVPECL outputs left floating. recommend that there trace attached. Both sides differential output pair should either left floating terminated.
TERMINATION LVPECL OUTPUTS
clock layout topology shown below typical termination LVPECL outputs. different layouts mentioned recommended only guidelines. FOUT nFOUT impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors current path ground) current sources must used functionality. These outputs designed drive transmission lines. Matched impedance techniques should used maximize operating frequency minimize signal distortion. There simple termination schemes. Figures show different layouts which recommended only guidelines. Other suitable clock layouts exist would recommended that board designers simulate guarantee compatibility across printed circuit clock component process variations.
3.3V
FOUT
FOUT
((VOH VOL) (VCC
FIGURE LVPECL OUTPUT TERMINATION
FIGURE LVPECL OUTPUT TERMINATION
8430BY
REV. SEPTEMBER 2005
Integrated Circuit Systems, Inc. LAYOUT GUIDELINE
schematic ICS8430B-71 layout example used this layout guideline shown Figure ICS8430B-71 recommended board layout this example shown Figure This layout example used general guideline.
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
layout actual system will depend selected component types, density components, density traces, stack P.C. board.
FOUT FOUTN
ICS8430B-71
TEST FOUT1 nFOUT1 VCCO FOUT0 nFOUT0
VCO_SEL nP_LOAD X_IN
VCCA S_LOAD S_DATA S_CLOCK 0.01u
X_OUT TEST_CLK XTAL_SEL VCCA S_LOAD S_DATA S_CLOCK
REF_IN XTAL_SEL
0.1u 0.1u
FIGURE SCHEMATIC RECOMMENDED LAYOUT
8430BY
REV. SEPTEMBER 2005
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
traces with transmission lines FOUT nFOUT should have equal delay adjacent each other. Avoid sharp angles clock trace. Sharp angle turns cause characteristic impedance change transmission lines. Keep clock trace same layer. Whenever possible, avoid vias clock traces. trace affect trace characteristic impedance hence degrade signal quality. prevent cross talk, avoid routing other signal traces parallel with clock traces. running parallel traces unavoidable, allow more space between clock trace other signal trace. Make sure other signal trace routed between clock trace pair. matching termination resistors should located close receiver input pins possible. Other termination schemes also used shown this example.
following component footprints used this layout example: resistors capacitors size 0603.
POWER
GROUNDING
Place decoupling capacitors close possible power pins. space allows, placing decoupling capacitor component side preferred. This reduce unwanted inductance between decoupling capacitor power generated via. Maximize size power (ground) decoupling capacitor. Maximize number vias between power (ground) pads. This reduce inductance between power (ground) plane component power (ground) pins. VCCA shares same power supply with VCC, insert filter C11, between. Place this filter close VCCA possible.
CLOCK TRACES
TERMINATION
component placements, locations orientations should arranged achieve best clock signal quality. Poor clock signal quality degrade system performance cause system failure. synchronous high-speed digital system, clock signal less tolerable poor signal quality than other signals. ringing rising falling edge excessive ring back cause system failure. trace shape trace delay might restricted available space board component location. While routing traces, clock signal traces should routed first should locked prior routing other signal traces.
CRYSTAL
crystal should located close possible pins (XTAL_OUT) (XTAL_IN). trace length between should kept minimum avoid unwanted parasitic inductance capacitance. Other signal traces should routed near crystal traces.
VCCA
Close input pins receiver
TL1N
TL1N
TL1, TL21N traces equal length
FIGURE BOARD LAYOUT
8430BY
ICS8430B-71
REV. SEPTEMBER 2005
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER POWER CONSIDERATIONS
This section provides information power dissipation junction temperature ICS8430B-71. Equations example calculations also provided. Power Dissipation. total power dissipation ICS8430B-71 core power plus power dissipated load(s). following power dissipation 3.3V 3.465V, which gives worst case results. NOTE: Please refer Section details calculating power dissipated load.
Power (core)MAX VCC_MAX IEE_MAX 3.465V 140mA 485mW Power (outputs)MAX 30mW/Loaded Output pair outputs loaded, total power 30mW 60mW
Total Power_MAX (3.465V, with outputs switching) 485mW 60mW 545mW
Junction Temperature. Junction temperature, temperature junction bond wire bond directly affects reliability device. maximum recommended junction temperature HiPerClockSdevices 125°C. equation follows: Pd_total Junction Temperature Junction-to-Ambient Thermal Resistance Pd_total Total Device Power Dissipation (example calculation section above) Ambient Temperature order calculate junction temperature, appropriate junction-to-ambient thermal resistance must used. Assuming moderate flow linear feet minute multi-layer board, appropriate value 42.1°C/W Table below. Therefore, ambient temperature 70°C with outputs switching 70°C 0.545W 42.1°C/W 93°C. This well below limit 125°C. This calculation only example. will obviously vary depending number loaded outputs, supply voltage, flow, type board (single layer multi-layer).
TABLE THERMAL RESISTANCE
32-PIN LQFP, FORCED CONVECTION
Velocity (Linear Feet Minute)
Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards 67.8°C/W 47.9°C/W
55.9°C/W 42.1°C/W
50.1°C/W 39.4°C/W
NOTE: Most modern designs multi-layered boards. data second pertains most designs.
8430BY
REV. SEPTEMBER 2005
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
Calculations Equations. purpose this section derive power dissipated into load. LVPECL output driver circuit termination shown Figure
VCCO
VOUT VCCO
FIGURE LVPECL DRIVER CIRCUIT
TERMINATION
calculate worst case power dissipation into load, following equations which assume load, termination voltage
logic high, VOUT
OH_MAX
CCO_MAX
0.9V
(VCCO_MAX VOH_MAX) 0.9V logic low, VOUT
CCO_MAX
OL_MAX
CCO_MAX
1.7V
OL_MAX
1.7V
Pd_H power dissipation when output drives high. Pd_L power dissipation when output drives low. Pd_H 2V))/R
OH_MAX
CCO_MAX
CCO_MAX
OH_MAX
[(2V
CCO_MAX
OH_MAX
))/R
CCO_MAX
OH_MAX
[(2V 0.9V)/50] 0.9V 19.8mW
Pd_L
OL_MAX
CCO_MAX
2V))/R
CCO_MAX
OL_MAX
[(2V
CCO_MAX
OL_MAX
))/R
CCO_MAX
OL_MAX
[(2V 1.7V)/50] 1.7V 10.2mW Total Power Dissipation output pair Pd_H Pd_L 30mW
8430BY
REV. SEPTEMBER 2005
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER RELIABILITY INFORMATION
TABLE JAVS. FLOW TABLE
LEAD LQFP
Velocity (Linear Feet Minute)
Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards 67.8°C/W 47.9°C/W
55.9°C/W 42.1°C/W
50.1°C/W 39.4°C/W
NOTE: Most modern designs multi-layered boards. data second pertains most designs.
TRANSISTOR COUNT
transistor count ICS8430B-71 3948
8430BY
REV. SEPTEMBER 2005
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
LEAD LQFP
PACKAGE OUTLINE SUFFIX
TABLE PACKAGE DIMENSIONS
JEDEC VARIATION DIMENSIONS MILLIMETERS SYMBOL
Reference Document: JEDEC Publication MS-026
8430BY
MINIMUM
NOMINAL
MAXIMUM
1.60 0.05 1.35 0.30 0.09 9.00 BASIC 7.00 BASIC 5.60 9.00 BASIC 7.00 BASIC 5.60 0.80 BASIC 0.45 0.60 0.75 0.10
REV. SEPTEMBER 2005
0.15 1.40 0.37 1.45 0.45 0.20
ICS8430B-71
700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
TABLE ORDERING INFORMATION
Part/Order Number Marking Package Shipping Packaging Temperature ICS8430BY-71 ICS8430BY-71 Lead LQFP tray -40°C 85°C ICS8430BY-71T ICS8430BY-71 Lead LQFP 1000 tape reel -40°C 85°C ICS8430BY-71LF ICS8430BY71L Lead "Lead-Free" LQFP tray -40°C 85°C ICS8430BY-71LFT ICS8430BY71L Lead "Lead-Free" LQFP 1000 tape reel -40°C 85°C NOTE: that ordered with "LF" suffix number Pb-Free configuration RoHS compliant.
aforementioned trademark, HiPerClockS trademark Integrated Circuit Systems, Inc. subsidiaries United States and/or other countries. While information presented herein been checked both accuracy reliability, Integrated Circuit Systems, Incorporated (ICS) assumes responsibility either infringement patents other rights third parties, which would result from use. other circuits, patents, licenses implied. This product intended normal commercial applications. other applications such those requiring extended temperature range, high reliability, other extraordinary environmental requirements recommended without additional processing ICS. reserves right change circuitry specifications without notice. does authorize warrant product life support devices critical medical instruments. 8430BY
REV. SEPTEMBER 2005

700MHZ, JITTER, CRYSTAL INTERFACE/ LVCMOS-TO-3.3V LVPECL FREQUENCY SYN

Top Searches for this datasheet

Other recent searches