Gain Control Amplifier Description CXA3202AN gain control amplifi
|
|
|
Top Searches for this datasheet
CXA3202AN
Gain Control Amplifier
Description CXA3202AN gain control amplifier suitable CDMA cellular/PCS phone. Features Wide gain control range Linear gain slope Wideband operation MHz) Very small package SSOP) voltage operation High output Power save function included Absolute Maximum Ratings Supply voltag SSOP (Plastic)
Operating temperature Topr +125 Storage temperature Tstg +150 Allowable Power dissipation Supply voltage range -0.3 Logic input voltage -0.3 Signal input voltage -0.3 Differential signal input voltage
Operating Condition Supply voltage Applications CDMA cellular/PCS phone Structure Bipolar silicon monolithic
Sony reserves right change products specifications without prior notice. This information does convey license implication otherwise under patents other right. Application circuits shown, any, typical examples illustrating operation devices. Sony cannot assume responsibility problems arising these circuits.
E98822A8Y
CXA3202AN
Block Diagram
Input
CDMA CDMA
OUTX
Output
Gain control
GCTL
Supply Voltage
VCC1, Bias Driver
Ground
GND1,
Power Save
Configuration
CDMA CDMA GND1 GND2
GCTL VCC1 VCC2 GND1
GND2 OUTX
CXA3202AN
Description Symbol voltage Equivalent circuit
VCC1
Description
CDMA
Differential input pins CDMA transmit signal.
CDMA
GND1
connection.
GND1 GND2
VCC1
Ground Ground
135k
Power save function pin. High: Active Low: Power save
VCC2 12.25k
OUTX
12.25k
Differential output pins transmit signal. Open collector output.
GND2
VCC2 VCC1
Positive power supply output stage. Positive power supply.
CXA3202AN
Symbol
voltage
Equivalent circuit
Description
VCC1
GCTL
Gain control pin.
CXA3202AN
Electrical Characteristics Characteristics Parameter Current consumption Current consumption Input current Input current Input current Input current high voltage voltage Symbol ICC1 ICC2 IpsvH IpsvL IgctlH IgctlL VpsH VpsL Conditions Vpsv=3.0 Vgctl=1.5 Vpsv=0 Vgctl=1.5 Vpsv=3.0 Vpsv=0 Vgctl=3.0 Vgctl=0.5 Min. (VCC=3.0 Ta=27 Typ. 15.7 Max. 21.5 Unit
Characteristics Parameter Operating frequency range Gain Gain Gain Gain CDMA Gain slope Input level order intercept point Noise Figure Symbol G2.3 G1.5 G1.0 G0.7 GCLIN IIP3 f=130.38 MHz, level=-22.5 dBm, Vgctl=2.3 Vgctl=1.5 Vgctl=1.0 Vgctl= Gain Vgctl=2.0 Gain Vgctl=1.0 G=15 f1=129.38 MHz, f2=131.38 Measure 130.38 G=15 Measure 130.38 Conditions Min. -8.5
(VCC=3.0 Ta=27 Typ. Max. -4.5 Unit
dB/V
Adjust GCTL voltage, overall gain
CXA3202AN
Measurement Circuit
CDMA INPUT
1000p
CDMA GCTL
1000p
CDMA
0.01µ
VCC1 0.01µ GND1 VCC2
GND2
GND1 820n3 820n3
GND2
2.4k
OUTPUT
OUTX
TOKO, Inc. B5FL 616DS-1135 Coilcraft, Inc. 1008HS-102TKBC Coilcraft, Inc. 1008HS-821TKBC
CXA3202AN
Application Circuit
Gain Control Voltage
1000p CDMA INPUT CDMA 1000p GCTL
0.01µ 100p 0.01µ VCC1
GND1
VCC2
GND2
GND1
GND2 1000p
Active Sleep
OUTPUT OUTX 1000p
Must adjusting values result best impedance matching between filter this
Application circuits shown typical examples illustrating operation devices. Sony cannot assume responsibility problems arising these circuits infringement third party patent other right same.
CXA3202AN
Design Reference Values Single ended measurement Item Input resistance Input capacitance Output resistance Output capacitance Symbol Rout Cout Conditions (VCC=3.0 Ta=27 Typ. 0.98 0.92 Unit
f=130.38 MHz, Vgctl=1.5
Notes Operation This wideband amplifier with wide gain control range. decouping capacitors between should close possible. resistors connected Pins should close possible. This assumes excellent characteristics when differential input impedance between Pins Refer Measurement Circuit external element settings, etc. attention handling this because electrostatic discharge strength weak.
CXA3202AN
Sensitivity 3.0V
IIP3 3.0V
Power gain [dB]
-100 Vgctl
IIP3 [dBm]
-40°C 27°C 85°C -40°C 27°C 85°C
Power gain [dB]
Noise Figure 3.0V
Gain Error from Room Temp 3.0V
Noise figure [dB]
Gain error [dB]
-40°C 27°C 85°C
-40°C 85°C
Power gain [dB]
Power gain [dB]
CXA3202AN
Package Outline
Unit
16PIN SSOP (PLASTIC)
1.25
0.65 0.05 0.15 0.02
0.22 0.05
0.13
DETAIL NOTE: Dimension does include mold protrusion.
PACKAGE STRUCTURE
PACKAGE MATERIAL SONY CODE EIAJ CODE JEDEC CODE SSOP-16P-L01 SSOP016-P-0044 LEAD TREATMENT LEAD MATERIAL PACKAGE MASS EPOXY RESIN SOLDER PALLADIUM PLATING 42/COPPER ALLOY 0.1g
NOTE PALLADIUM PLATING This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).
-10-
Other recent searches
UM011002-0808 - UM011002-0808 UM011002-0808 Datasheet
RC0402 - RC0402 RC0402 Datasheet
ODD-525W - ODD-525W ODD-525W Datasheet
MRF1031 - MRF1031 MRF1031 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
