8-bit Microcontroller with Bytes In-System Programmable Flash ATmega16
|
|
|
Top Searches for this datasheet
8-bit Microcontroller with Bytes In-System Programmable Flash ATmega16 ATmega16L Summary
2466OS-AVR-03/07
Note: This summary document. complete document available site www.atmel.com.
Configurations
Figure Pinout ATmega16
PDIP
(XCK/T0) (T1) (INT2/AIN0) (OC0/AIN1) (SS) (MOSI) (MISO) (SCK) RESET XTAL2 XTAL1 (RXD) (TXD) (INT0) (INT1) (OC1B) (OC1A) (ICP1) (ADC0) (ADC1) (ADC2) (ADC3) (ADC4) (ADC5) (ADC6) (ADC7) AREF AVCC (TOSC2) (TOSC1) (TDI) (TDO) (TMS) (TCK) (SDA) (SCL) (OC2)
TQFP/QFN/MLF
(SS) (AIN1/OC0) (AIN0/INT2) (T1) (XCK/T0) (ADC0) (ADC1) (ADC2) (ADC3)
(MOSI) (MISO) (SCK) RESET XTAL2 XTAL1 (RXD) (TXD) (INT0)
(ADC4) (ADC5) (ADC6) (ADC7) AREF AVCC (TOSC2) (TOSC1) (TDI) (TDO)
Disclaimer
Typical values contained this datasheet based simulations characterization other microcontrollers manufactured same process technology. values will available after device characterized.
ATmega16(L)
2466OS-AVR-03/07
(INT1) (OC1B) (OC1A) (ICP1) (OC2)
NOTE: Bottom should soldered ground.
(SCL) (SDA) (TCK) (TMS)
ATmega16(L)
Overview
ATmega16 low-power CMOS 8-bit microcontroller based enhanced RISC architecture. executing powerful instructions single clock cycle, ATmega16 achieves throughputs approaching MIPS allowing system designer optimize power consumption versus processing speed. Figure Block Diagram
Block Diagram
PORTA DRIVERS/BUFFERS
PORTC DRIVERS/BUFFERS
PORTA DIGITAL INTERFACE
PORTC DIGITAL INTERFACE
AVCC
AREF PROGRAM COUNTER
INTERFACE
STACK POINTER
TIMERS/ COUNTERS
OSCILLATOR
PROGRAM FLASH
SRAM
INTERNAL OSCILLATOR XTAL1
INSTRUCTION REGISTER
GENERAL PURPOSE REGISTERS
WATCHDOG TIMER
OSCILLATOR
XTAL2 CTRL. TIMING RESET
INSTRUCTION DECODER
CONTROL LINES
INTERRUPT UNIT
INTERNAL CALIBRATED OSCILLATOR
STATUS REGISTER
EEPROM
PROGRAMMING LOGIC
USART
COMP. INTERFACE
PORTB DIGITAL INTERFACE
PORTD DIGITAL INTERFACE
PORTB DRIVERS/BUFFERS
PORTD DRIVERS/BUFFERS
2466OS-AVR-03/07
core combines rich instruction with general purpose working registers. registers directly connected Arithmetic Logic Unit (ALU), allowing independent registers accessed single instruction executed clock cycle. resulting architecture more code efficient while achieving throughputs times faster than conventional CISC microcontrollers. ATmega16 provides following features: bytes In-System Programmable Flash Program memory with Read-While-Write capabilities, bytes EEPROM, byte SRAM, general purpose lines, general purpose working registers, JTAG interface Boundary-scan, On-chip Debugging support programming, three flexible Timer/Counters with compare modes, Internal External Interrupts, serial programmable USART, byte oriented Two-wire Serial Interface, 8-channel, 10-bit with optional differential input stage with programmable gain (TQFP package only), programmable Watchdog Timer with Internal Oscillator, serial port, software selectable power saving modes. Idle mode stops while allowing USART, Two-wire interface, Converter, SRAM, Timer/Counters, port, interrupt system continue functioning. Power-down mode saves register contents freezes Oscillator, disabling other chip functions until next External Interrupt Hardware Reset. Power-save mode, Asynchronous Timer continues run, allowing user maintain timer base while rest device sleeping. Noise Reduction mode stops modules except Asynchronous Timer ADC, minimize switching noise during conversions. Standby mode, crystal/resonator Oscillator running while rest device sleeping. This allows very fast start-up combined with low-power consumption. Extended Standby mode, both main Oscillator Asynchronous Timer continue run. device manufactured using Atmel's high density nonvolatile memory technology. On-chip Flash allows program memory reprogrammed in-system through serial interface, conventional nonvolatile memory programmer, On-chip Boot program running core. boot program interface download application program Application Flash memory. Software Boot Flash section will continue while Application Flash section updated, providing true Read-While-Write operation. combining 8-bit RISC with In-System Self-Programmable Flash monolithic chip, Atmel ATmega16 powerful microcontroller that provides highly-flexible cost-effective solution many embedded control applications. ATmega16 supported with full suite program system development tools including: compilers, macro assemblers, program debugger/simulators, in-circuit emulators, evaluation kits.
Descriptions
Port (PA7.PA0) Digital supply voltage. Ground. Port serves analog inputs Converter. Port also serves 8-bit bi-directional port, Converter used. Port pins provide internal pull-up resistors (selected each bit). Port output buffers have symmetrical drive characteristics with both high sink source capability. When pins used inputs externally pulled low, they will source current internal pull-up resistors activated. Port pins tri-stated when reset condition becomes active, even clock running.
ATmega16(L)
2466OS-AVR-03/07
ATmega16(L)
Port (PB7.PB0) Port 8-bit bi-directional port with internal pull-up resistors (selected each bit). Port output buffers have symmetrical drive characteristics with both high sink source capability. inputs, Port pins that externally pulled will source current pull-up resistors activated. Port pins tri-stated when reset condition becomes active, even clock running. Port also serves functions various special features ATmega16 listed page Port (PC7.PC0) Port 8-bit bi-directional port with internal pull-up resistors (selected each bit). Port output buffers have symmetrical drive characteristics with both high sink source capability. inputs, Port pins that externally pulled will source current pull-up resistors activated. Port pins tri-stated when reset condition becomes active, even clock running. JTAG interface enabled, pull-up resistors pins PC5(TDI), PC3(TMS) PC2(TCK) will activated even reset occurs. Port also serves functions JTAG interface other special features ATmega16 listed page Port (PD7.PD0) Port 8-bit bi-directional port with internal pull-up resistors (selected each bit). Port output buffers have symmetrical drive characteristics with both high sink source capability. inputs, Port pins that externally pulled will source current pull-up resistors activated. Port pins tri-stated when reset condition becomes active, even clock running. Port also serves functions various special features ATmega16 listed page RESET Reset Input. level this longer than minimum pulse length will generate reset, even clock running. minimum pulse length given Table page Shorter pulses guaranteed generate reset. Input inverting Oscillator amplifier input internal clock operating circuit. Output from inverting Oscillator amplifier. AVCC supply voltage Port Converter. should externally connected VCC, even used. used, should connected through low-pass filter. AREF analog reference Converter. comprehensive development tools, application notes datasheets available download http://www.atmel.com/avr.
XTAL1 XTAL2 AVCC
AREF
Resources
2466OS-AVR-03/07
Register Summary
Address
($5F) ($5E) ($5D) ($5C) ($5B) ($5A) ($59) ($58) ($57) ($56) ($55) ($54) ($53) ($52) $31(1) ($51)(1) ($50) ($4F) ($4E) ($4D) ($4C) ($4B) ($4A) ($49) ($48) ($47) ($46) ($45) ($44) ($43) ($42) ($41) $20(2) ($40)(2) ($3F) ($3E) ($3D) ($3C) ($3B) ($3A) ($39) ($38) ($37) ($36) ($35) ($34) ($33) ($32) ($31) ($30) ($2F) ($2E) ($2D) ($2C) ($2B) ($2A) ($29) ($28) ($27) ($26) ($25) ($24) ($23) ($22)
Name
SREG OCR0 GICR GIFR TIMSK TIFR SPMCR TWCR MCUCR MCUCSR TCCR0 TCNT0 OSCCAL OCDR SFIOR TCCR1A TCCR1B TCNT1H TCNT1L OCR1AH OCR1AL OCR1BH OCR1BL ICR1H ICR1L TCCR2 TCNT2 OCR2 ASSR WDTCR UBRRH UCSRC EEARH EEARL EEDR EECR PORTA DDRA PINA PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UCSRA UCSRB UBRRL ACSR ADMUX ADCSRA ADCH ADCL TWDR TWAR
OCIE1A OCF1A RWWSRE TWSTO JTRF COM00
OCIE1B OCF1B BLBSET TWWC ISC11 WDRF WGM01
SP10 TOIE1 TOV1 PGWRT TWEN ISC10 BORF CS02
IVSEL OCIE0 OCF0 PGERS ISC01 EXTRF CS01
IVCE TOIE0 TOV0 SPMEN TWIE ISC00 PORF CS00
Page
114, 115,
Timer/Counter0 Output Compare Register INT1 INTF1 OCIE2 OCF2 SPMIE TWINT FOC0 INT0 INTF0 TOIE2 TOV2 RWWSB TWEA ISC2 WGM00 INT2 INTF2 TICIE1 ICF1 TWSTA COM01
Timer/Counter0 Bits) Oscillator Calibration Register On-Chip Debug Register ADTS2 COM1A1 ICNC1 ADTS1 COM1A0 ICES1 ADTS0 COM1B1 COM1B0 WGM13 ACME FOC1A WGM12 FOC1B CS12 PSR2 WGM11 CS11 PSR10 WGM10 CS10
55,86,133,199,219
Timer/Counter1 Counter Register High Byte Timer/Counter1 Counter Register Byte Timer/Counter1 Output Compare Register High Byte Timer/Counter1 Output Compare Register Byte Timer/Counter1 Output Compare Register High Byte Timer/Counter1 Output Compare Register Byte Timer/Counter1 Input Capture Register High Byte Timer/Counter1 Input Capture Register Byte FOC2 WGM20 COM21 COM20 WGM21 CS22 CS21 CS20 Timer/Counter2 Bits) Timer/Counter2 Output Compare Register URSEL URSEL UMSEL UPM1 WDTOE UPM0 USBS TCN2UB WDP2 UCSZ1 OCR2UB WDP1 UBRR[11:8] UCSZ0 UCPOL EEAR8 TCR2UB WDP0
EEPROM Address Register Byte EEPROM Data Register PORTA7 DDA7 PINA7 PORTB7 DDB7 PINB7 PORTC7 DDC7 PINC7 PORTD7 DDD7 PIND7 Data Register SPIF SPIE RXCIE REFS1 ADEN WCOL TXCIE ACBG REFS0 ADSC DORD UDRE UDRIE ADLAR ADATE MSTR RXEN MUX4 ADIF CPOL TXEN ACIE MUX3 ADIE CPHA UCSZ2 ACIC MUX2 ADPS2 SPR1 RXB8 ACIS1 MUX1 ADPS1 SPI2X SPR0 MPCM TXB8 ACIS0 MUX0 ADPS0 PORTA6 DDA6 PINA6 PORTB6 DDB6 PINB6 PORTC6 DDC6 PINC6 PORTD6 DDD6 PIND6 PORTA5 DDA5 PINA5 PORTB5 DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 PORTA4 DDA4 PINA4 PORTB4 DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 EERIE PORTA3 DDA3 PINA3 PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 EEMWE PORTA2 DDA2 PINA2 PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2 EEWE PORTA1 DDA1 PINA1 PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 EERE PORTA0 DDA0 PINA0 PORTB0 DDB0 PINB0 PORTC0 DDC0 PINC0 PORTD0 DDD0 PIND0
USART Data Register
USART Baud Rate Register Byte
Data Register High Byte Data Register Byte Two-wire Serial Interface Data Register TWA6 TWA5 TWA4 TWA3 TWA2 TWA1 TWA0 TWGCE
ATmega16(L)
2466OS-AVR-03/07
ATmega16(L)
Address
($21) ($20)
Name
TWSR TWBR
TWS7
TWS6
TWS5
TWS4
TWS3
TWPS1
TWPS0
Page
Two-wire Serial Interface Rate Register
Notes:
When OCDEN Fuse unprogrammed, OSCCAL Register always accessed this address. Refer debugger specific documentation details OCDR Register. Refer USART description details access UBRRH UCSRC. compatibility with future devices, reserved bits should written zero accessed. Reserved memory addresses should never written. Some Status Flags cleared writing logical them. Note that instructions will operate bits Register, writing back into flag read set, thus clearing flag. instructions work with registers only.
2466OS-AVR-03/07
Instruction Summary
Mnemonics
ADIW SUBI SBCI SBIW ANDI MULS MULSU FMUL FMULS FMULSU RJMP IJMP RCALL ICALL CALL RETI CPSE SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC BRTS BRTC BRVS BRVC Rd,Rr Rd,Rr Rd,Rr Rd,K
Operands
Rdl,K Rdl,K Rd,K Rd,K
Description
Registers with Carry Registers Immediate Word Subtract Registers Subtract Constant from Register Subtract with Carry Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical Registers Logical Register Constant Logical Registers Logical Register Constant Exclusive Registers One's Complement Two's Complement Bit(s) Register Clear Bit(s) Register Increment Decrement Test Zero Minus Clear Register Register Multiply Unsigned Multiply Signed Multiply Signed with Unsigned Fractional Multiply Unsigned Fractional Multiply Signed Fractional Multiply Signed with Unsigned Relative Jump Indirect Jump Direct Jump Relative Subroutine Call Indirect Call Direct Subroutine Call Subroutine Return Interrupt Return Compare, Skip Equal Compare Compare with Carry Compare Register with Immediate Skip Register Cleared Skip Register Skip Register Cleared Skip Register Branch Status Flag Branch Status Flag Cleared Branch Equal Branch Equal Branch Carry Branch Carry Cleared Branch Same Higher Branch Lower Branch Minus Branch Plus Branch Greater Equal, Signed Branch Less Than Zero, Signed Branch Half Carry Flag Branch Half Carry Flag Cleared Branch Flag Branch Flag Cleared Branch Overflow Flag Branch Overflow Flag Cleared
Operation
Rdh:Rdl Rdh:Rdl Rdh:Rdl Rdh:Rdl ($FF R1:R0 R1:R0 R1:R0
Flags
Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None None None None None None None None None N,V,C,H N,V,C,H N,V,C,H None None None None None None None None None None None None None None None None None None None None None None
#Clocks
1/2/3 1/2/3 1/2/3 1/2/3 1/2/3
ARITHMETIC LOGIC INSTRUCTIONS
R1:R0 R1:R0
STACK STACK (Rr(b)=0) (Rr(b)=1) (P(b)=0) (P(b)=1) (SREG(s) then PCPC+k (SREG(s) then PCPC+k then then then then then then then then then then then then then then then then
R1:R0
BRANCH INSTRUCTIONS
ATmega16(L)
2466OS-AVR-03/07
ATmega16(L)
Mnemonics
BRIE BRID MOVW PUSH SWAP BSET BCLR
Operands
Rd,Y+q Y+q,Rr Z+q,Rr
Description
Branch Interrupt Enabled Branch Interrupt Disabled Move Between Registers Copy Register Word Load Immediate Load Indirect Load Indirect Post-Inc. Load Indirect Pre-Dec. Load Indirect Load Indirect Post-Inc. Load Indirect Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Post-Inc. Load Indirect Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect Post-Inc. Store Indirect Pre-Dec. Store Indirect Store Indirect Post-Inc. Store Indirect Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect Post-Inc. Store Indirect Pre-Dec. Store Indirect with Displacement Store Direct SRAM Load Program Memory Load Program Memory Load Program Memory Post-Inc Store Program Memory Port Port Push Register Stack Register from Stack Register Clear Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Flag Clear Store from Register load from Register Carry Clear Carry Negative Flag Clear Negative Flag Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Signed Test Flag Clear Signed Test Flag Twos Complement Overflow.
Operation
then then Rd+1:Rd Rr+1:Rr (X), (Y), (Z), (Z), R1:R0 STACK STACK I/O(P,b) I/O(P,b) Rd(n+1) Rd(n), Rd(0) Rd(n) Rd(n+1), Rd(7) Rd(0)C,Rd(n+1) Rd(n),CRd(7) Rd(7)C,Rd(n) Rd(n+1),CRd(0) Rd(n) Rd(n+1), n=0.6 Rd(3.0)Rd(7.4),Rd(7.4)Rd(3.0) SREG(s) SREG(s) Rr(b) Rd(b)
Flags
None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) None
#Clocks
DATA TRANSFER INSTRUCTIONS
BIT-TEST INSTRUCTIONS
Clear Twos Complement Overflow SREG Clear SREG Half Carry Flag SREG
2466OS-AVR-03/07
Mnemonics
Operands
Description
Clear Half Carry Flag SREG Operation Sleep Watchdog Reset Break
Operation
Flags
#Clocks
CONTROL INSTRUCTIONS SLEEP BREAK
(see specific descr. Sleep function) (see specific descr. WDR/timer) On-Chip Debug Only
None None None None
ATmega16(L)
2466OS-AVR-03/07
ATmega16(L)
Ordering Information
Speed (MHz) Power Supply Ordering Code ATmega16L-8AC ATmega16L-8PC ATmega16L-8MC 5.5V ATmega16L-8AI ATmega16L-8AU(1) ATmega16L-8PI ATmega16L-8PU(1) ATmega16L-8MI ATmega16L-8MU(1) ATmega16-16AC ATmega16-16PC ATmega16-16MC 5.5V ATmega16-16AI ATmega16-16AU(1) ATmega16-16PI ATmega16-16PU(1) ATmega16-16MI ATmega16-16MU(1) Package 40P6 44M1 40P6 40P6 44M1 44M1 40P6 44M1 40P6 40P6 44M1 44M1 Operation Range Commercial (0oC 70oC)
Industrial (-40oC 85oC)
Commercial (0oC 70oC)
Industrial (-40oC 85oC)
Note:
Pb-free packaging alternative, complies European Directive Restriction Hazardous Substances (RoHS directive). Also Halide free fully Green.
Package Type 40P6 44M1 44-lead, Thin (1.0 Plastic Gull Wing Quad Flat Package (TQFP) 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP) 44-pad, body, lead pitch 0.50 Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
2466OS-AVR-03/07
Packaging Information
IDENTIFIER
0°~7°
COMMON DIMENSIONS (Unit Measure SYMBOL 0.05 0.95 11.75 9.90 11.75 9.90 0.30 0.09 0.45 1.00 12.00 10.00 12.00 10.00 0.80 1.20 0.15 1.05 12.25 10.10 12.25 10.10 0.45 0.20 0.75 Note Note NOTE
Notes:
This package conforms JEDEC reference MS-026, Variation ACB. Dimensions include mold protrusion. Allowable protrusion 0.25 side. Dimensions maximum plastic body size dimensions including mold mismatch. Lead coplanarity 0.10 maximum.
10/5/2001 2325 Orchard Parkway Jose, 95131 TITLE 44A, 44-lead, Body Size, Body Thickness, Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) DRAWING REV.
ATmega16(L)
2466OS-AVR-03/07
ATmega16(L)
40P6
SEATING PLANE
SYMBOL
COMMON DIMENSIONS (Unit Measure 0.381 52.070 15.240 13.462 0.356 1.041 3.048 0.203 15.494 2.540 4.826 52.578 15.875 13.970 0.559 1.651 3.556 0.381 17.526 Note Note NOTE
Notes:
This package conforms JEDEC reference MS-011, Variation Dimensions include mold Flash Protrusion. Mold Flash Protrusion shall exceed 0.25 (0.010").
09/28/01 2325 Orchard Parkway Jose, 95131 TITLE 40P6, 40-lead (0.600"/15.24 Wide) Plastic Dual Inline Package (PDIP) DRAWING 40P6 REV.
2466OS-AVR-03/07
44M1
Marked Pin#
SEATING PLANE
VIEW
Corner
SIDE VIEW
Option
Triangle
COMMON DIMENSIONS (Unit Measure SYMBOL
Option
Chamfer 0.30)
0.80
0.90 0.02 0.25
1.00 0.05
NOTE
0.18 6.90 5.00 6.90 5.00
0.23 7.00 5.20 7.00 5.20 0.50
0.30 7.10 5.40 7.10 5.40
Option
Notch (0.20
BOTTOM VIEW
Note: JEDEC Standard MO-220, Fig. (SAW Singulation) VKKD-3.
0.59 0.20
0.64 0.26
0.69 0.41
5/27/06 2325 Orchard Parkway Jose, 95131 TITLE 44M1, 44-pad, Body, Lead Pitch 0.50 5.20 Exposed Pad, Micro Lead Frame Package (MLF) DRAWING 44M1 REV.
ATmega16(L)
2466OS-AVR-03/07
ATmega16(L)
Errata
ATmega16(L) Rev.
revision letter this section refers revision ATmega16 device. First Analog Comparator conversion delayed Interrupts lost when writing timer registers asynchronous timer IDCODE masks data from input First Analog Comparator conversion delayed device powered slow rising VCC, first Analog Comparator conversion will take longer than expected some devices. Problem Fix/Workaround When device been powered reset, disable then enable theAnalog Comparator before first conversion. Interrupts lost when writing timer registers asynchronous timer timer registers which synchronized asynchronous timer2 clock written cycle before overflow interrupt occurs, interrupt lost. Problem Fix/Workaround Always check that Timer2 Timer/Counter register, TCNT2, does have value 0xFF before writing Timer2 Control Register, TCCR2, Output Compare Register, OCR2 IDCODE masks data from input JTAG instruction IDCODE working correctly. Data succeeding devices replaced all-ones during Update-DR. Problem Workaround ATmega16 only device scan chain, problem visible. Select Device Register ATmega16 issuing IDCODE instruction entering Test-Logic-Reset state controller read contents Device Register possibly data from succeeding devices scan chain. Issue BYPASS instruction ATmega16 while reading Device Registers preceding devices boundary scan chain. Device devices boundary scan chain must captured simultaneously, ATmega16 must fist device chain.
ATmega16(L) Rev.
First Analog Comparator conversion delayed Interrupts lost when writing timer registers asynchronous timer IDCODE masks data from input First Analog Comparator conversion delayed device powered slow rising VCC, first Analog Comparator conversion will take longer than expected some devices. Problem Fix/Workaround When device been powered reset, disable then enable theAnalog Comparator before first conversion. Interrupts lost when writing timer registers asynchronous timer
2466OS-AVR-03/07
timer registers which synchronized asynchronous timer2 clock written cycle before overflow interrupt occurs, interrupt lost. Problem Fix/Workaround Always check that Timer2 Timer/Counter register, TCNT2, does have value 0xFF before writing Timer2 Control Register, TCCR2, Output Compare Register, OCR2 IDCODE masks data from input JTAG instruction IDCODE working correctly. Data succeeding devices replaced all-ones during Update-DR. Problem Workaround ATmega16 only device scan chain, problem visible. Select Device Register ATmega16 issuing IDCODE instruction entering Test-Logic-Reset state controller read contents Device Register possibly data from succeeding devices scan chain. Issue BYPASS instruction ATmega16 while reading Device Registers preceding devices boundary scan chain. Device devices boundary scan chain must captured simultaneously, ATmega16 must fist device chain.
ATmega16(L) Rev.
First Analog Comparator conversion delayed Interrupts lost when writing timer registers asynchronous timer IDCODE masks data from input First Analog Comparator conversion delayed device powered slow rising VCC, first Analog Comparator conversion will take longer than expected some devices. Problem Fix/Workaround When device been powered reset, disable then enable theAnalog Comparator before first conversion. Interrupts lost when writing timer registers asynchronous timer timer registers which synchronized asynchronous timer2 clock written cycle before overflow interrupt occurs, interrupt lost. Problem Fix/Workaround Always check that Timer2 Timer/Counter register, TCNT2, does have value 0xFF before writing Timer2 Control Register, TCCR2, Output Compare Register, OCR2 IDCODE masks data from input JTAG instruction IDCODE working correctly. Data succeeding devices replaced all-ones during Update-DR. Problem Workaround ATmega16 only device scan chain, problem visible. Select Device Register ATmega16 issuing IDCODE instruction entering Test-Logic-Reset state controller read contents Device Register possibly data from
ATmega16(L)
2466OS-AVR-03/07
ATmega16(L)
succeeding devices scan chain. Issue BYPASS instruction ATmega16 while reading Device Registers preceding devices boundary scan chain. Device devices boundary scan chain must captured simultaneously, ATmega16 must fist device chain.
ATmega16(L) Rev.
First Analog Comparator conversion delayed Interrupts lost when writing timer registers asynchronous timer IDCODE masks data from input First Analog Comparator conversion delayed device powered slow rising VCC, first Analog Comparator conversion will take longer than expected some devices. Problem Fix/Workaround When device been powered reset, disable then enable theAnalog Comparator before first conversion. Interrupts lost when writing timer registers asynchronous timer timer registers which synchronized asynchronous timer2 clock written cycle before overflow interrupt occurs, interrupt lost. Problem Fix/Workaround Always check that Timer2 Timer/Counter register, TCNT2, does have value 0xFF before writing Timer2 Control Register, TCCR2, Output Compare Register, OCR2 IDCODE masks data from input JTAG instruction IDCODE working correctly. Data succeeding devices replaced all-ones during Update-DR. Problem Workaround ATmega16 only device scan chain, problem visible. Select Device Register ATmega16 issuing IDCODE instruction entering Test-Logic-Reset state controller read contents Device Register possibly data from succeeding devices scan chain. Issue BYPASS instruction ATmega16 while reading Device Registers preceding devices boundary scan chain. Device devices boundary scan chain must captured simultaneously, ATmega16 must fist device chain.
ATmega16(L) Rev.
First Analog Comparator conversion delayed Interrupts lost when writing timer registers asynchronous timer IDCODE masks data from input First Analog Comparator conversion delayed device powered slow rising VCC, first Analog Comparator conversion will take longer than expected some devices. Problem Fix/Workaround When device been powered reset, disable then enable theAnalog Comparator before first conversion.
2466OS-AVR-03/07
Interrupts lost when writing timer registers asynchronous timer timer registers which synchronized asynchronous timer2 clock written cycle before overflow interrupt occurs, interrupt lost. Problem Fix/Workaround Always check that Timer2 Timer/Counter register, TCNT2, does have value 0xFF before writing Timer2 Control Register, TCCR2, Output Compare Register, OCR2 IDCODE masks data from input JTAG instruction IDCODE working correctly. Data succeeding devices replaced all-ones during Update-DR. Problem Workaround ATmega16 only device scan chain, problem visible. Select Device Register ATmega16 issuing IDCODE instruction entering Test-Logic-Reset state controller read contents Device Register possibly data from succeeding devices scan chain. Issue BYPASS instruction ATmega16 while reading Device Registers preceding devices boundary scan chain. Device devices boundary scan chain must captured simultaneously, ATmega16 must fist device chain.
ATmega16(L) Rev.
First Analog Comparator conversion delayed Interrupts lost when writing timer registers asynchronous timer IDCODE masks data from input First Analog Comparator conversion delayed device powered slow rising VCC, first Analog Comparator conversion will take longer than expected some devices. Problem Fix/Workaround When device been powered reset, disable then enable theAnalog Comparator before first conversion. Interrupts lost when writing timer registers asynchronous timer timer registers which synchronized asynchronous timer2 clock written cycle before overflow interrupt occurs, interrupt lost. Problem Fix/Workaround Always check that Timer2 Timer/Counter register, TCNT2, does have value 0xFF before writing Timer2 Control Register, TCCR2, Output Compare Register, OCR2 IDCODE masks data from input JTAG instruction IDCODE working correctly. Data succeeding devices replaced all-ones during Update-DR. Problem Workaround ATmega16 only device scan chain, problem visible.
ATmega16(L)
2466OS-AVR-03/07
ATmega16(L)
Select Device Register ATmega16 issuing IDCODE instruction entering Test-Logic-Reset state controller read contents Device Register possibly data from succeeding devices scan chain. Issue BYPASS instruction ATmega16 while reading Device Registers preceding devices boundary scan chain. Device devices boundary scan chain must captured simultaneously, ATmega16 must fist device chain.
2466OS-AVR-03/07
Datasheet Revision History
Rev. 2466O-03/07
Please note that referring page numbers this section referred this document. referring revision this section referring document revision. Updated from "I/O Input Hysteresis VCC" page 319. Updated from "Reset Input Hysteresis VCC" page 320. Updated code example "USART Initialization" page 150. Updated "ATmega16 Boundary-scan Order" page 243. Updated "Calibrated Internal Oscillator" page
Rev. 2466N-10/06
Updated "Timer/Counter Oscillator" page Updated "Fast Mode" page 102. Updated Table page Table page Table page 112, Table page 113, Table page Table page 130. Updated code example "USART Initialization" page 150. Updated "Errata" page 343.
Rev. 2466M-04/06
Updated typos. Updated "Serial Peripheral Interface SPI" page 136. Updated Table page 222, Table page ,Table page Table page 300.
Rev. 2466L-06/05
Updated note "Bit Rate Generator Unit" page 179. Updated values VINT "ADC Characteristics" page 300. Updated "Serial Programming Instruction set" page 279. Updated USART init C-code example "USART" page 145.
Rev. 2466K-04/05
Updated "Ordering Information" page MLF-package alternative changed "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF". Updated "Electrical Characteristics" page 294.
Rev. 2466J-10/04 Rev. 2466I-10/04
Updated "Ordering Information" page Removed references analog ground.
ATmega16(L)
2466OS-AVR-03/07
ATmega16(L)
Updated Table page Table page Table page Table page 211, Table page 279, Table page 296. Updated "Pinout ATmega16" page Updated features "Analog Digital Converter" page 205. Updated "Version" page 230. Updated "Calibration Byte" page 264. Added "Page Size" page 265.
Rev. 2466H-12/03 Rev. 2466G-10/03
Updated "Calibrated Internal Oscillator" page Removed "Preliminary" from datasheet. Changed ICP1 datasheet. Updated "JTAG Interface On-chip Debug System" page Updated assembly code examples "Watchdog Timer Control Register WDTCR" page Updated Figure page 103. Updated Table page Table page Table page 279. Updated "Test Access Port TAP" page regarding JTAGEN. Updated description page 232. Added note Figure page 255. Added note regarding JTAGEN fuse Table page 263. Updated Absolute Maximum Ratings* Characteristics "Electrical Characteristics" page 294. Updated "ATmega16 Typical Characteristics" page 302. Fixed typo QFN/MLF package "Ordering Information" page Added proposal solving problems regarding JTAG instruction IDCODE "Errata" page
Rev. 2466F-02/03
Added note about masking unused bits when reading Program Counter "Stack Pointer" page Added Chip Erase first step "Programming Flash" page "Programming EEPROM" page 292.
2466OS-AVR-03/07
Added section "Unconnected pins" page Added tips disable system "On-chip Debug System" page Removed reference "Multi-purpose Oscillator" application note Crystal Oscillator" application note, which exist. Added information about symmetry Timer0 Timer2. Added note "Filling Temporary Buffer (Page Loading)" page about writing EEPROM during Page Load. Removed ADHSM completely. Added Table "TWI Rate Prescaler," page describe TWPS bits "TWI Status Register TWSR" page 182. Added section "Default Clock Source" page Added note about frequency variation when using external clock. Note added "External Clock" page extra note added Table page 296. Various minor corrections. Added "Power Consumption" data "Features" page Added section "EEPROM Write During Power-down Sleep Mode" page Added note about Differential Mode with Auto Triggering "Prescaling Conversion Timing" page 208. Added updated "Packaging Information" page
Rev. 2466E-10/02 Rev. 2466D-09/02
Updated Characteristics" page 294. Changed Flash write/erase cycles from 1,000 10,000. Updated following tables: Table page Table page Table page Table page 112, Table page 112, Table page 144, Table page 168, Table page 237, Table page 261, Characteristics" page 294, Table page 296, Table page 298, Table page 300. Updated "Errata" page
Rev. 2466C-03/02
Updated typical EEPROM programming time, Table page Updated typical start-up time following tables: Table page Table page Table page Table page Table page Table page
ATmega16(L)
2466OS-AVR-03/07
ATmega16(L)
Updated Table page with typical Time-out. Added Some Preliminary Test Limits Characterization Data. Removed some TBD's following tables pages: Table page Table page Table page (table removed document review #D), "Electrical Characteristics" page 294, Table page 296, Table page 298, Table page 300. Updated Chapter. Added note "Bit Rate Generator Unit" page 179. Corrected description ADSC "ADC Control Status Register ADCSRA" page 220. Improved description polarity check doff results "ADC Conversion Result" page 217. Added JTAG version number rev. Table page 230. Added regarding OCDEN Fuse below Table page 263. Updated Programming Figures: Figure page Figure page updated also reflect that AVCC must connected during Programming mode. Figure page added illustrate program fuses. Added note regarding usage "PROG_PAGELOAD ($6)" page "PROG_PAGEREAD ($7)" page 283. Removed alternative algortihm leaving JTAG Programming mode. "Leaving Programming Mode" page 291. Added Calibrated Oscillator characterization curves section "ATmega16 Typical Characteristics" page 302. Corrected ordering code QFN/MLF package (16MHz) "Ordering Information" page Corrected Table "Scan Signals Oscillators(1)(2)(3)," page 237.
2466OS-AVR-03/07
Headquarters
Atmel Corporation
2325 Orchard Parkway Jose, 95131, Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
Operations
Memory
2325 Orchard Parkway Jose, 95131, Tel: 1(408) 441-0311 Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse Postfach 3535 74025 Heilbronn Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, 80906, Tel: 1(719) 576-3300 Fax: 1(719) 540-1759
Microcontrollers
International
Atmel Asia
Room 1219 Chinachem Golden Plaza Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369
2325 Orchard Parkway Jose, 95131, Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 Chantrerie 70602 44306 Nantes Cedex France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60
Biometrics
Avenue Rochepleine 38521 Saint-Egreve Cedex France Tel: (33) 4-76-58-47-50 Fax: (33) 4-76-58-47-60
Atmel Europe
Krebs Jean-Pierre Timbaud 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, 80906, Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743
Atmel Japan
Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
Literature Requests
www.atmel.com/literature
Disclaimer: information this document provided connection with Atmel products. license, express implied, estoppel otherwise, intellectual property right granted this document connection with sale Atmel products. EXCEPT FORTH ATMEL'S TERMS CONDITIONS SALE LOCATED ATMEL'S SITE, ATMEL ASSUMES LIABILITY WHATSOEVER DISCLAIMS EXPRESS, IMPLIED STATUTORY WARRANTY RELATING PRODUCTS INCLUDING, LIMITED IMPLIED WARRANTY MERCHANTABILITY, FITNESS PARTICULAR PURPOSE, NON-INFRINGEMENT. EVENT SHALL ATMEL LIABLE DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL INCIDEN-
2007 Atmel Corporation. rights reserved. ATMEL logo combinations thereof, Everywhere Studio others, registered trademarks trademarks Atmel Corporation subsidiaries. Other terms product names trademarks others.
2466OS-AVR-03/07
Other recent searches
TSEV83102G0BGL - TSEV83102G0BGL TSEV83102G0BGL Datasheet
SXLP-225+ - SXLP-225+ SXLP-225+ Datasheet
MDR5100-4000 - MDR5100-4000 MDR5100-4000 Datasheet
MC68175 - MC68175 MC68175 Datasheet
LP5900SD - LP5900SD LP5900SD Datasheet
1605200000 - 1605200000 1605200000 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
