The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

3.3V CMOS IDT74LVCH16240A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, V


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



IDT74LVCH16240A 3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
3.3V CMOS IDT74LVCH16240A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, VOLT TOLERANT I/O, BUS-HOLD
Typical tSK(0) (Output Skew) 250ps 2000V MIL-STD-883, Method 3015; 200V using machine model 200pF, 0.635mm pitch SSOP, 0.50mm pitch TSSOP 0.40mm pitch TVSOP packages Extended commercial range -40°C +85°C 3.3V ±0.3V, Normal Range 2.7V 3.6V, Extended Range CMOS power levels (0.4µ typ. static) inputs, outputs Volt tolerant Supports insertion
DESCRIPTION:
This 16-bit buffer/driver built using advanced dual metal CMOS technology. This high-speed, power device designed specifically improve both performance density 3-state memory address drivers, clock drivers, bus-oriented receivers transmitters. device used four 4-bit buffers, 8-bit buffers, 16-bit buffer. This device provides inverting outputs symmetrical active-low outputenable (OE) inputs. ensure high-impedance state during power power down, should tied through pullup resistor; minimum value resistor determined current-sinking capability driver. pins this 16-bit buffer/line driver driven from either 3.3V devices. This feature allows device translator mixed 3.3V/5V supply system. LVCH16240A "bus-hold" which retains inputs' last state whenever input goes high impedance. This prevents floating inputs eliminates need pull-up/down resistors. LVCH16240A been designed with ±24mA output driver. driver capable driving moderate heavy load while maintaining speed performance.
Drive Features LVCH16240A High Output Drivers: ±24mA Reduced system switching noise
APPLICATIONS:
3.3V mixed voltage systems Data communication telecommunication systems
Functional Block Diagram
1999 Integrated Device Technology, Inc.
MARCH 1999
DSC-4702/1
IDT74LVCH16240A 3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
CONFIGURATION
SO48-1 SO48-2 SO48-3
ABSOLUTE MAXIMUM RATINGS
Symbol VTERM(2) Description Terminal Voltage with Respect Terminal Voltage with Respect Storage Temperature Output Current Continuous Clamp Current, Continuous Current through each
Unit
Link
Max. +6.5 +6.5 +150 ±100
VTERM(3) TSTG IOUT
NOTES: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS cause permanent damage device. This stress rating only functional operation device these other conditions above those indicated operational sections this specification implied. Exposure absolute maximum rating conditions extended periods affect reliability. terminals. terminals except VCC.
CAPACITANCE +25OC, 1.0MHz)
Symbol COUT CI/O Parameter(1) Input Capacitance Output Capacitance Port Capacitance Conditions VOUT Typ. Max. Unit
Link
NOTE: applicable device type.
DESCRIPTION
Names Description 3-State Output Enable Inputs (Active LOW) Data Inputs(1) 3-State Outputs
SSOP/ TSSOP/ TVSOP VIEW
NOTE: These pins have "Bus-hold". other pins standard inputs, outputs, I/Os.
FUNCTION TABLE (each 4-bit buffer)
Inputs
NOTES: HIGH Voltage Level Voltage Level Don't Care High-Impedance
1998 Integrated Device Technology, Inc.
Outputs
DSC-123456
IDT74LVCH16240A 3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: Operating Condition: -40OC +85OC
Symbol IOZH IOZL IOFF ICCL ICCH ICCZ Parameter Input HIGH Voltage Level Input Voltage Level Input Leakage Current High Impedance Output Current (3-State Output pins) Input/Output Power Leakage Clamp Diode Voltage Input Hysteresis Quiescent Power Supply Current 5.5V 2.3V, 18mA 3.3V 3.6V 5.5V(2) Quiescent Power Supply Current Variation input 0.6V other inputs
Link
Test Conditions 2.3V 2.7V 2.7V 3.6V 2.3V 2.7V 2.7V 3.6V 3.6V 3.6V 5.5V 5.5V
Min.
Typ.(1)
Max.
Unit
NOTES: Typical values 3.3V, +25°C ambient. This applies disabled state only.
BUS-HOLD CHARACTERISTICS
Symbol IBHH IBHL IBHH IBHL IBHHO IBHLO
Link
Parameter(1) Bus-Hold Input Sustain Current Bus-Hold Input Sustain Current Bus-Hold Input Overdrive Current
3.0V 2.3V 3.6V
Test Conditions 2.0V 0.8V 1.7V 0.7V 3.6V
Min.
Typ.(2)
Max.
Unit
NOTES: Pins with Bus-hold identified description. Typical values 3.3V, +25°C ambient.
IDT74LVCH16240A 3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
OUTPUT DRIVE CHARACTERISTICS
Symbol Parameter Output HIGH Voltage Test Conditions(1) 2.3V 3.6V 0.1mA 12mA Min. 24mA 0.1mA 12mA 2.7V 3.0V 12mA 24mA Max. 0.55
Link
Unit
2.3V 2.3V 2.7V 3.0V 3.0V Output Voltage 2.3V 3.6V 2.3V
NOTE: must within min. max. range shown ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table appropriate range. 40°C +85°C.
OPERATING CHARACTERISTICS, 3.3V 0.3V
Symbol Parameter Power Dissipation Capacitance buffer/driver Outputs enabled Power Dissipation Capacitance buffer/driver Outputs disabled Test Conditions 0pF, 10Mhz Typical Unit
SWITCHING CHARACTERISTICS
Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ tSK(o) Parameter Propagation Delay Output Enable Time Output Disable Time Output Skew(2)
2.7V Min. Max. 3.3V±0.3V Min. Max. Unit
NOTES: test circuits waveforms. 40°C 85°C. Skew between outputs same package switching same direction.
IDT74LVCH16240A 3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
TEST CIRCUITS WAVEFORMS TEST CONDITIONS PROPAGATION DELAY
Symbol VLOAD VCC(1)= 3.3V ±0.3V VCC(1) 2.7V VCC(2)= 2.5V ±0.2V Unit
Link
SAME PHAS
TEST CIRCUITS OUTPUTS
ulse erato
ENABLE DISABLE TIMES
OPEN
DEFINITIONS: Link Load capacitance: includes probe capacitance. Termination resistance: should equal ZOUT Pulse Generator. NOTES: Pulse Generator Pulses: Rate 10MHz; 2.5ns; 2.5ns. Pulse Generator Pulses: Rate 10MHz; 2ns; 2ns.
NOTE: Diagram shown input Control Enable-LOW input Control Disable-HIGH.
SWITCH POSITION
Test Open Drain Disable Enable Disable High Enable High Other tests Switch VLOAD
SET-UP, HOLD, RELEASE TIMES
Link
Open
Link
OUTPUT SKEW
OUTPUT OUTPUT
PULSE WIDTH
Link
NOTES: tSK(o) OUTPUT1 OUTPUT2 outputs. tSK(b) OUTPUT1 OUTPUT2 same bank. Link
IDT74LVCH16240A 3.3V CMOS 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
ORDERING INFORMATION
Bus-Hold Family XXXX Device Type Package Temp. Range
240A
Shrink utline Package 48-1) Thin Shrink Small Outline Package (SO48-2) Thin Very utline Package (SO48-3) 16-Bit Buffer/Driver with 3-State utputs Double-Density with Resistors, ±24m
Bus-hold -40°C +85°C
CORPORATE HEADQUARTERS 2975 Stender Santa Clara, 95054
SALES: 800-345-7015 408-727-6116 fax: 408-492-8674 www.idt.com*
search sales office near you, please click sales button found home page dial 800# above press logo registered trademark Integrated Device Technology, Inc.

Other recent searches


TL12W03-N - TL12W03-N   TL12W03-N Datasheet
SPES03B - SPES03B   SPES03B Datasheet
SN74ALVCH162830 - SN74ALVCH162830   SN74ALVCH162830 Datasheet
SMP1320 - SMP1320   SMP1320 Datasheet
Si4409DY - Si4409DY   Si4409DY Datasheet
S18UIAQ - S18UIAQ   S18UIAQ Datasheet
HMC454ST89 - HMC454ST89   HMC454ST89 Datasheet
DS1267 - DS1267   DS1267 Datasheet
DS1267-10 - DS1267-10   DS1267-10 Datasheet
DS1267-50 - DS1267-50   DS1267-50 Datasheet
DS1267-100 - DS1267-100   DS1267-100 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive