| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
RADIATION HARDENED 32-BIT MICROPROCESSOR 80486DX4RP FEA
Top Searches for this datasheet80486DX4RP RADIATION HARDENED 32-BIT MICROPROCESSOR 80486DX4RP FEATURES: 32-Bit Microprocessor Total Dose Hardness: typical Krad (Si); dependent upon orbit Single Event Effect SELTH MeV/mg/cm2 SEUTH MeV/mg/cm2 Package: RAD-PAK® Quad Flat Pack 8-Kilobyte On-Chip Cache with Consistency Support External Cache Controller Integrated Floating-Point Unit Single Cycle Execution 32-Bit RISC Integer Core Instruction Pipelining On-Chip Management Unit Write Buffers Backoff Instruction Restart Chip Floating Point Unit DESCRIPTION: Space Electronics' 80486DX4RP RAD-PAK®) high-performance 32-bit microprocessor features typical 100krad (Si) total dose tolerance. 80486DX4RP processor integrates unified cache floating-point (FPU) hardware-on-chip. on-chip memory management unit completely compatible with 80386 processor. 16-kilobyte on-chip cache memory allows storing frequently used data code on-chip, reducing accesses external bus. speed-multiplying technology allows processor operate frequencies higher than external memory bus. clock multiplier 80486DX4RP improves execution performance without increasing board design complexity Write-Back Enhanced processors capable using onchip write-back cache policy. enhances operations operating cache and/or blocked external accesses. burst feature enables fast cache fills. patented radiation-hardened RAD-PAK® technology incorporates radiation shielding microcircuit package. provides krad better (Si) total dose survivability, based GEO-type orbit. Actual tolerance dependent upon orbit mission duration. Capable surviving space environment, 80486DX4 ideal satellite, spacecraft, space probe missions. available Class packaging screening. 0507.98Rev0 Specification design subject change without notice. -4.3-©1998 Space Electronics Inc. rights reserved 80486DX4RP RADIATION HARDENED 32-BIT MICROPROCESSOR UNIT 80486DX4RP ABSOLUTE MAXIMUM RATINGS PARAMETER SYMBOL Supply Voltage with Respect -0.5 +6.5 Ground Voltage Other Pins with -0.5 Respect Ground Operating Temperature Range TOPR Storage Temperature Range TSTG +150 80486DX4RP OPERATING CONDITIONS SYMBOL PARAMETER Digital Supply Voltage Temperature Range UNIT 80486DX4RP ELECTRICAL CHARACTERISTICS READ OPERATION (VCC=3.3V+0.3, +85°C, unless otherwise specified) PARAMETER Input Leakage Current TEST CONDITION Inputs without Pull-ups pull-downs SYMBOL UNIT 1450 1100 1300 1000 Output Leakage Current Active Supply Current Input Leakage Current Input Leakage Current Input Voltage Input High Voltage Output Voltage Output High Voltage Active (Power Supply) Active (Thermal Design) Stop Grant Stop Clock Capacitance Input Capacitance Output Capacitance ICCU -0.3 Address, Data, 4.0mA Definition, Control 5.0mA -2.0 -400 VCC5 0.45 1075 CCLK COUT Notes: This parameter inputs with pull-downs 2.4V. This parameter inputs with pull-ups 0.4V. When processor Stop Grant state, ICCU host processor less than 100% tested. This parameter inputs with pull-downs 2.4V. (SRESET only). This parameter proper power supply selection. measured using worst case instruction 3.6V. maximum current column thermal design power dissipation. measured using worst case instruction 3.3V. typical current column typical operating current system. This value measured system using typical device 3.3V, running Microsoft Windows idle condition. This typical value dependent upon specific system configuration. Stop Grant specification refers value once processor enters Stop Grant Auto HALT Power Down state. Stop Clock specification refers value once processor enters Stop Clock state. levels must equal respectively, order meet Stop Clock specifications. 0507.98Rev0 Specification design subject change without notice. -4.3-©1998 Space Electronics Inc. rights reserved 80486DX4RP RADIATION HARDENED PARAMETER 32-BIT MICROPROCESSOR UNIT 80486DX4RP ELECTRICAL CHARACTERISTICS (VCC=3.3V 0.3V, +85°C, 50pF, unless otherwise specified) TEST CONDITION SYMBOL +250 0.8V 0.8V 0.8V Frequency 80486DX4RP-25 80486DX4RP-33 Period 80486DX4RP-25 80486DX4RP-33 Period Stability 80486DX4RP-25 80486DX4RP-33 High Time 80486DX4RP-25 80486DX4RP-33 Time 80486DX4RP-25 80486DX4RP-33 Fall Time 80486DX4RP-25 80486DX4RP-33 Rise Time 80486DX4RP-25 80486DX4RP-33 A31, PWT, PCD, BE0-3#, M/IO#, D/C#, W/R#, ADS#, LOCK#, BREQ, HLDA, SMIACT#, FERR# Valid Delay 80486DX4RP-25 80486DX4RP-33 A31, PWT, PCD, BE0-3#, M/IO#, D/C#, W/R#, ADS#, LOCK#, BREQ, HLDA, Float Delay 80486DX4RP-25 80486DX4RP-33 PCHK# Valid Delay 80486DX4RP-25 80486DX4RP-33 BLAST#, PLOCK# SMIACT Valid Delay 80486DX4RP-25 80486DX4RP-33 BLAST#, PLOCK# Float Delay 80486DX4RP-25 80486DX4RP-33 D0-D31, DP0-DP3 Write Data Valid Delay 80486DX4RP-25 80486DX4RP-33 Notes: 0-MHz operation guarantee when STPCLK# Stop Grant cycle protocol used. 100% tested, guaranteed design characterization. timing specifications assume 50pF. reset pulse width cycles required warm resets (RESET SRESET). Power-up resets (cold resets) require RESET asserted least after stable. adjacent clocks, assumes frequency operation constant. STPCLK# input should used change frequency operation. 0507.98Rev0 Specification design subject change without notice. -4.3-©1998 Space Electronics Inc. rights reserved 80486DX4RP RADIATION HARDENED 32-BIT MICROPROCESSOR TEST CONDITION SYMBOL t18a UNIT 80486DX4RP ELECTRICAL CHARACTERISTICS (continued) (VCC=3.3V 0.3V, +85°C, 50pF, unless otherwise specified) PARAMETER D0-D31, DP0-DP31 Write Data Float Delay 80486DX4RP-25 80486DX4RP-33 EADS#, Setup Time 80486DX4RP-25 80486DX4RP-33 EADS#, Hold Time 80486DX4RP-25 80486DX4RP-33 KEN#, BS16#, BS#, Setup Time 80486DX4RP-25 80486DX4RP-33 KEN#, BS16#, Hold Time 80486DX4RP-25 80486DX4RP-33 RDY#, BRDY# Setup Time 80486DX4RP-25 80486DX4RP-33 RDY#, BRDY# Hold Time 80486DX4RP-25 80486DX4RP-33 HOLD, AHOLD Setup Time 80486DX4RP-25 80486DX4RP-33 BOFF# Setup Time 80486DX4RP-25 80486DX4RP-33 HOLD, AHOLD, BOFF# Hold Time 80486DX4RP-25 80486DX4RP-33 FLUSH#, A20M#, NMI, INTR, SMI#, STPCLK#, SRESET, RESET, IGNNE# Setup Time 80486DX4RP-25 80486DX4RP-33 FLUSH#, A20M#, NMI, INTR, SMI#, STPCLK#, SRESET, RESET, IGNNE# Hold Time 80486DX4RP-25 80486DX4RP-33 D0-D31, DP0-DP3, A4-A31 Read Setup Time 80486DX4RP-25 80486DX4RP-33 D0-D31, DP0-DP3, A4-A31 Read Hold Time 80486DX4RP-25 80486DX4RP-33 Notes: 0-MHz operation guarantee when STPCLK# Stop Grant cycle protocol used. 100% tested, guaranteed design characterization. timing specifications assume 50pF. reset pulse width cycles required warm resets (RESET SRESET). Power-up resets (cold resets) require RESET asserted least after stable. adjacent clocks, assumes frequency operation constant. STPCLK# input should used change frequency operation. 0507.98Rev0 Specification design subject change without notice. -4.3-©1998 Space Electronics Inc. rights reserved 80486DX4RP RADIATION HARDENED 32-BIT MICROPROCESSOR TEST CONDITION SYMBOL UNIT 80486DX4RP SPECIFICATIONS TEST ACCESS PORT (VCC=3.3V 0.3V, +85°C, 50pF, unless otherwise specified) PARAMETER Frequency Period High Time 2.0V Time 0.8V Rise Time Fall Time TDI, Setup Time TDI, Hold Time Valid Delay Float Delay Outputs (Non-Test) Valid Delay Outputs (Non-Test) Float Delay Inputs (Non-Test) Setup Time Inputs (Non-Test) Hold Setup Notes: period period. Rise/Fall times measured between 0.8V 2.0V. Rise/Fall times relaxed 10-ns increase period. Parameters measured from TCK. 0507.98Rev0 Specification design subject change without notice. -4.3-©1998 Space Electronics Inc. rights reserved 80486DX4RP RADIATION HARDENED 32-BIT MICROPROCESSOR SYMBOL PCHK# BRDY# BOFF# BS16# BS8# CLKMUL RDY# KEN# HOLD AHOLD HLDA W/R# BREQ BE0# BE1# BE2# BE3# SYMBOL M/IO# D/C# EADS# A20M# RESET FLUSH# INTR SRESET SMIACT# SMI# FERR# 80486DX4RP PINOUT DESCRIPTION SYMBOL SYMBOL IGNNE# STPCLK# SYMBOL SYMBOL ADS# BLAST# PLOCK# LOCK# 0507.98Rev0 Specification design subject change without notice. -4.3-©1998 Space Electronics Inc. rights reserved 80486DX4RP RADIATION HARDENED 32-BIT MICROPROCESSOR Figure 80486DX4RP Waveforms Figure 80486DX4RP Input Setup Hold Timing Figure 80486DX4RP Input Setup Hold Timing 0507.98Rev0 Specification design subject change without notice. -4.3-©1998 Space Electronics Inc. rights reserved 80486DX4RP RADIATION HARDENED 32-BIT MICROPROCESSOR Figure 80486DX4RP PCHK# Valid Delay Timing Figure 80486DX4RP Output Valid Delay Timing 0507.98Rev0 Specification design subject change without notice. -4.3-©1998 Space Electronics Inc. rights reserved 80486DX4RP RADIATION HARDENED 32-BIT MICROPROCESSOR Figure 80486DX4RP Maximum Float Delay Timing Figure 80486DX4RP Test Signal Timing 0507.98Rev0 Specification design subject change without notice. -4.3-©1998 Space Electronics Inc. rights reserved 80486DX4RP RADIATION HARDENED 32-BIT MICROPROCESSOR RAD-PAK® View Symbol Dimension (inches) Minimum Maximum .110 .150 .026 .007 .013 .004 .009 1.133 1.515 1.275 .013 .025 2.500 2.540 2.485 2.505 .075 .125 Note: This package mounted cavity down match pinout. 0507.98Rev0 Specification design subject change without notice. -4.3-©1998 Space Electronics Inc. rights reserved Other recent searchesSDR3A - SDR3A SDR3A Datasheet SDR3ASMS - SDR3ASMS SDR3ASMS Datasheet SDR3N - SDR3N SDR3N Datasheet SDR3NSMS - SDR3NSMS SDR3NSMS Datasheet PC-02-051 - PC-02-051 PC-02-051 Datasheet LDUV3333 - LDUV3333 LDUV3333 Datasheet GL823 - GL823 GL823 Datasheet BH1750FVI - BH1750FVI BH1750FVI Datasheet AN5276 - AN5276 AN5276 Datasheet 1ED020I12-F - 1ED020I12-F 1ED020I12-F Datasheet
Privacy Policy | Disclaimer |