High Speed Translator Buffer LVDS FEATURES Differential LVDS outp

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

High Speed Translator Buffer LVDS FEATURES Differential LVDS outp

Datasheet Thumbnail

Top Searches for this datasheet

PLL130-09
High Speed Translator Buffer LVDS
FEATURES Differential LVDS output Single coupled input (min. 100mV swing). Input range from GHz. 2.5V 3.3V operation. Available 8-Pin SOIC 3x3mm QFN. CONFIGURATION
REF_IN
LVDS_BAR
PLL130-09
DESCRIPTION PLL130-09 cost, high performance, high speed, buffer that reproduces input frequency from 1.0GHz. provides pair differential LVDS output. input signal with least 100mV swing used reference signal. This chip ideal conversion from sine wave, TTL, CMOS, PECL LVDS.
LVDS
LVDS_BAR LVDS
PLL130-09
REF_IN
Note: denotes internal pull
BLOCK DIAGRAM
REF_IN
Input
LVDS_BAR LVDS
Amplifier
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 09/09/04 Page
PLL130-09
High Speed Translator Buffer LVDS
DESCRIPTIONS
Name
REF_IN LVDS LVDS_BAR
8pin SOIC number
1,3,7
3x3mm number
1,2,4,5, 9,13,14,15 7,10,11,12
Type
Ground.
Description
Power supply. Reference input signal. frequency this signal will reproduced output (after translation LVDS level). LVDS True output. LVDS Complementary output. Output enable (`1' enable). Internal pull-up (default `1').
ELECTRICAL SPECIFICATIONS
Absolute Maximum Ratings PARAMETERS
Supply Voltage Input Voltage, Output Voltage, Storage Temperature Ambient Operating Temperature* Junction Temperature Lead Temperature (soldering, 10s) Protection, Human Body Model
SYMBOL
MIN.
-0.5 -0.5
MAX.
+0.5 +0.5
UNITS
Exposure device under conditions beyond limits specified Maximum Ratings extended periods cause permanent damage device affect product reliability. These conditions represent stress rating only, functional operations device these other conditions above operational limits noted this specification implied. Note: Operating Temperature guaranteed design parts (COMMERCIAL INDUSTRIAL), tested COMMERCIAL grade only.
Specifications PARAMETERS
Input Frequency Input signal swing Output Frequency
CONDITIONS
REF_IN input
MIN.
TYP.
MAX.
1000 1000
UNITS
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 09/09/04 Page
PLL130-09
High Speed Translator Buffer LVDS
LVDS Electrical Characteristics
PARAMETERS
Output Differential Voltage Magnitude Change Output High Voltage Output Voltage Offset Voltage Offset Magnitude Change Power-off Leakage Output Short Circuit Current
SYMBOL
CONDITIONS
MIN.
TYP.
-5.7
MAX.
1.375
UNITS
(see figure)
1.125
LVDS Switching Characteristics PARAMETERS
Differential Clock Rise Time Differential Clock Fall Time
LVDS Levels Test Circuit
SYMBOL
CONDITIONS
(see figure)
MIN.
TYP.
MAX.
UNITS
LVDS Switching Test Circuit
10pF
VDIFF
10pF
LVDS Transistion Time Waveform
(Differential)
VDIFF
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 09/09/04 Page
PLL130-09
High Speed Translator Buffer LVDS
PACKAGE INFORMATION
dimensions
Narrow SOIC Symbol Min. 1.47 0.10 0.33 0.19 4.80 3.80 5.80 0.38 Max. 1.73 0.25 0.51 0.25 4.95 4.00 6.20 1.27 1.27
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 09/09/04 Page
PLL130-09
High Speed Translator Buffer LVDS
ORDERING INFORMATION
part ordering, please contact Sales Department:
47745 Fremont Blvd., Fremont, 94538, Tel: (510) 492-0990 Fax: (510) 492-0991
PART NUMBER
order number this device combination following: Device number, Package type Operating temperature range
PLL130-09
PART NUMBER TEMPERATURE C=COMMERCIAL I=INDUSTRAL PACKAGE TYPE S=SOIC; Q=QFN
Order Number PLL130-09QC-R PLL130-09QC PLL130-09SC-R PLL130-09SC
Marking P130-09QC P130-09QC P130-09SC P130-09SC
Package Option Tape Reel Tube SOIC -Tape Reel SOIC Tube
PhaseLink Corporation, reserves right make changes products specifications, both time without notice. information furnished Phaselink believed accurate reliable. However, PhaseLink makes guarantee warranty concerning accuracy said information shall responsible loss damage whatever nature resulting from reliance upon this product. LIFE SUPPORT POLICY: PhaseLink's products authorized critical components life support devices systems without express written approval President PhaseLink Corporation.
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 09/09/04 Page

High Speed Translator Buffer LVDS FEATURES Differential LVDS outp

Top Searches for this datasheet

Other recent searches