Skew Output Buffer ICS9112-17 high performance, skew, jitter zero

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Skew Output Buffer ICS9112-17 high performance, skew, jitter zero

Datasheet Thumbnail

Top Searches for this datasheet

ICS9112-17
Skew Output Buffer
ICS9112-17 high performance, skew, jitter zero delay buffer. uses phase lock loop (PLL) technology align, both phase frequency, input with CLKOUT signal. designed distribute high speed clocks systems operating speeds from MHz. ICS9112-17 zero delay buffer that provides synchronization between input output. synchronization established CLKOUT feed back input PLL. Since skew between input output less than part acts zero delay buffer. ICS9112-17 banks four outputs controlled address lines. Depending selected address line, bank both banks tri-state mode. this mode, still running only output buffers high impedance mode. test mode shuts connects input directly output buffers (see table below functionality). ICS9112-17 comes sixteen SOIC SSOP package. absence input, will power down mode. this mode, turned output buffers pulled low. Power down mode provides lowest power consumption standby condition.
Features
Zero input output delay Frequency range (3.3V) High loop filter bandwidth ideal Spread Spectrum applications. Less than cycle cycle Jitter Skew controlled outputs Skew less than between outputs Available pin, SSOP SOIC package
Configuration
Block Diagram
SSOP SOIC
Functionality
CLKA Tristate Driven Bypass Mode Driven CLKB Tristate Tristate Bypass Mode Driven CLKOUT Driven Driven Bypass Mode Driven Output Source Shutdown
9112-17 10/20/00
reserves right make changes device data identified this publication without further notice. advises customers obtain latest version device data verify that information being relied upon customer current accurate.
ICS9112-17
Descriptions
NUMBER NAME
TYPE Input reference frequency.
DESCRIPTION Buffered clock output, Bank Buffered clock output, Bank Power Supply (3.3V) Ground Buffered clock output. Bank Buffered clock output. Bank Select input, Select input, Buffered clock output. Bank Buffered clock output. Bank Buffered clock output, Bank Buffered clock output, Bank Buffered clock output, internal feedback this
CLKA1 CLKA2 CLKB1 CLKB2
CLKB3 CLKB4
CLKA3 CLKA4
CLKOUT3
Notes: Guaranteed design characterization. subject 100% test. Weak pull-down Weak pull-down outputs Weak pull-ups these inputs
ICS9112-17
Absolute Maximum Ratings
Supply Voltage Logic Inputs -0.5 +0.5 Ambient Operating Temperature +70°C Storage Temperature -65°C +150°C Stresses above those listed under Absolute Maximum Ratings cause permanent damage device. These ratings stress specifications only functional operation device these other conditions above those listed operational sections specifications implied. Exposure absolute maximum rating conditions extended periods affect product reliability.
Electrical Characteristics Input Supply
70C; Supply Voltage +/-10% (unless otherwise stated) PARAMETER Input High Voltage Input Voltage Input High Current Input Current Operating current Input frequency Input Capacitance
SYMBOL CONDITIONS IDD1 Outputs Loaded Logic Inputs
-0.5
UNITS +0.5
Guaranteed design, 100% tested production.
Electrical Characteristics Input Supply
70C; Supply Voltage +/-10% (unless otherwise stated) PARAMETER Input High Voltage Input Voltage Input High Current Input Current Operating current Input frequency Input Capacitance
SYMBOL IDD1
CONDITIONS
GND-0.3
Outputs Loaded Logic Inputs
UNITS VDD+0.3
Guarenteed design, 100% tested production.
ICS9112-17
Electrical Characteristics OUTPUT
70C; VDDL +/-10%; (unless otherwise stated) PARAMETER SYMBOL CONDITIONS VDD*(0.5) Output Impedance RDSP Output Impedance RDSN VDD*(0.5) Output High Voltage Output Voltage Rise Time Fall Time1 Stable power supply, valid clock presented tLOCK Lock Time Duty Cycle1 1.4V;Cl=30pF Tcyc-cyc 66MHz Loaded Outputs Cycle Cycle jitter1 Tcyc-cyc >66MHz Loaded Outputs Absolute Jitter1 Tjabs 10000 cycles; Cl=30pF Jitter; 1-Sigma Tj1s 10000 cycles; Cl=30pF Skew1 (Window) Output Output Measured VDD/2 CLKOUT Tdsk-Tdsk Device Device Skew1 pins devices Delay Input-Output1
0.25
UNITS
-100
Guaranteed design, 100% tested production.
Electrical Characteristics OUTPUT
70C; VDDL +/-10%; (unless otherwise stated) PARAMETER SYMBOL CONDITIONS VDD*(0.5) Output Impedance RDSP Output Impedance RDSN VDD*(0.5) Output High Voltage Output Voltage Rise Time1 Fall Time Stable power supply, valid clock presented Lock Time1 tLOCK 1.4V;Cl=30pF Duty Cycle1 Vdd/2; Fout <66.6MHz Tcyc-cyc 66MHz Loaded Outputs Cycle Cycle jitter1 Tcyc-cyc >66MHz Loaded Outputs Absolute Jitter Tjabs 10000 cycles; Cl=30pF Jitter; 1-Sigma1 Tj1s 10000 cycles; Cl=30pF Skew1 (Window) Output Output Measured VDD/2 CLKOUT Device Device Skew1 Tdsk-Tdsk pins devices Delay Input-Output1
0.25
UNITS
-100
Guaranteed design, 100% tested production.
ICS9112-17
Output Output Skew
skew between CLKOUT CLKA/B outputs dynamically adjusted PLL. Since CLKOUT inputs PLL, zero phase difference maintained from CLKOUT. outputs equally loaded, zero phase difference will maintained from outputs. applications requiring zero output-output skew, outputs must equally loaded. CLKA/B outputs less loaded than CLKOUT, CLKA/B outputs will lead CLKA/B more loaded than CLKOUT, CLKA/B will CLKOUT. Since CLKOUT CLKA/B outputs identical, they start same time, different loads cause them have different rise times different times crossing measurement thresholds.
input outputs loaded Equally
input CLKA/B outputs loaded equally, with CLKOUT loaded More.
input CLKA/B outputs loaded equally, with CLKOUT loaded Less.
Timing diagrams with different loading configurations
ICS9112-17
Application Suggestion:
ICS9112-17 mixed analog/digital product. analog portion very sensitive random noise generated charging discharging internal external capacitor power supply pins. This type noise will cause excess jitter outputs ICS9112-17. Below recommended alleviate addition noise. additional information layout, please refer AN07. capacitors should connected close possible power pins 13). Isolated power plane with capacitor ground will enhance power line stability.
CLKA1 CLKA2
CLKOUT CLKA4 CLKA3 CLKB4 CLKB3
0.1µF
CLKB1 CLKB2
0.1µF
ICS9112-17
Ordering Information
ICS9112yF-17-T
Example:
XXXX
Designation tape reel packaging Pattern Number digit number parts with code patterns) Package Type F=SSOP
Revision Designator (will correlate with datasheet revision)
Device Type (consists digit numbers) Prefix ICS, Standard Device
reserves right make changes device data identified this publication without further notice. advises customers obtain latest version device data verify that information being relied upon customer current accurate.
ICS9112-17
Ordering Information
ICS9112yM-17-T
Example:
XXXX
Designation tape reel packaging Pattern Number digit number parts with code patterns) Package Type M=SOIC
Revision Designator (will correlate with datasheet revision)
Device Type (consists digit numbers) Prefix ICS, Standard Device
reserves right make changes device data identified this publication without further notice. advises customers obtain latest version device data verify that information being relied upon customer current accurate.

Skew Output Buffer ICS9112-17 high performance, skew, jitter zero

Top Searches for this datasheet

Other recent searches