CY7C375 UltraLogic128-Macrocell Flash CPLD Features mac
|
|
|
Top Searches for this datasheet
designs CY7C375i
CY7C375
UltraLogic128-Macrocell Flash CPLD
Features
macrocells eight logic blocks pins dedicated inputs including clock pins Hold capabilities I/Os dedicated inputs hidden delays High speed fMAX Electrically alterable FLASH technology Available 160-pin TQFP, CQFP, packages
Functional Description
CY7C375 Flash erasable Complex Programmable Logic Device (CPLD) part LASH370family high-density, high-speed CPLDs. Like members FLASH370 family, CY7C375 designed bring ease high performance 22V10 high-density PLDs. macrocells CY7C375 divided between eight logic blocks. Each logic block includes macrocells, product term array, intelligent product term allocator. logic blocks FLASH370 architecture connected with extremely fast predictable routing resource-the Programmable Interconnect Matrix (PIM). brings flexibility, routability, speed, uniform delay interconnect.
Logic Block Diagram
CLOCK INPUTS INPUTS
INPUT MACROCELLS I/Os I/O0-I/O15 LOGIC BLOCK
INPUT/CLOCK MACROCELLS LOGIC BLOCK I/Os I/O112-I/O127
I/Os LOGIC BLOCK
LOGIC BLOCK I/Os
I/O16-I/O31
I/Os LOGIC BLOCK
LOGIC BLOCK I/Os
I/O96-I/O111
I/O32-I/O47
I/Os LOGIC BLOCK
LOGIC LOGIC BLOCK I/Os
I/O80-I/O95
I/O48-I/O63
I/O64-I/O79
Selection Guide
7C375-100 Maximum Propagation Delay, (ns) Minimum Set-Up, (ns) Maximum Clock Output, (ns) Maximum Supply Current, (mA) Commercial Military/Industrial 7C375-83 7C375-66 7C375L-66
Cypress Semiconductor Corporation
3901 North First Street
Jose
95134 408-943-2600 September 1992 Revised April 1998
Other recent searches
WP5604RWW - WP5604RWW WP5604RWW Datasheet
V12P10 - V12P10 V12P10 Datasheet
TDA8707 - TDA8707 TDA8707 Datasheet
MBR3045ST - MBR3045ST MBR3045ST Datasheet
LFD435 - LFD435 LFD435 Datasheet
69-XX - 69-XX 69-XX Datasheet
S2-PF - S2-PF S2-PF Datasheet
AN-692 - AN-692 AN-692 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
