| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
BW0406X BW0406X Sigma-Delta CODEC speech telephony applications.
Top Searches for this datasheet0.35µm SIGMA-DELTA VOICE CODEC BW0406X BW0406X Sigma-Delta CODEC speech telephony applications. product contains both digital IIR/FIR filter smoothing filter. normal input output channels have format with 38dB signal distortion ratio. input output this device compressed form(A-law, m-law) 14bit linear which easily determined control select pins on-chip voltage reference circuit included allow single supply operation FEATURES Single chip voice line Codec (A/D, converter included) Oversampled Sigma Delta modulator/Demodulator Input/Output format 8bit u-law/A-law linear 14bit These three types easily selectible control pins When serial interface mode, 14bit linear data 16bit format with don't care bits from Sigma Delta 256X Oversampling chip Decimation Filter chip Smoothing Filter Sigma Delta 256X Oversampling chip 256X Interpolation Filter chip Analog Post Filter Single ended Input Output. Sampling Rate 8~11KHz chip voltage reference circuitry Single +3.3V Power Supply 2Vpp Output signal swing Power Consumption Operating Mode 10mW Typ(3.3V) Powerdown Mode 33uW Typ(3.3V) APPLICATIONS Speech Processing (Recognition, Synthesis, Compression etc.) Telephony Modem BW0406X 0.35µm SIGMA-DELTA VOICE CODEC BLOCK DIAGRAM WITH INPUT/OUPUT APPLICATION ALOOP MUTE TPOST AINFB TDECI REFH REFL SINPO<1:0> SDECI<1:0> DAPWD SDOUT Serial Output Analog Input AMODIN Analog Modulator Decimation filter Serial Interface 14bit Linear 16bit format µ-law A-law Voltage Reference Output SDIN Serial Interface VREFOUT Voltage Reference Analog Output APOSTOUT Analog Postfilter Differential Single circuit Smoothing filter Digital Modulator Interpolation filter DADS Selectible powerdown circuit CPSEL X256FS SYNC VDDD VSSD VDDA VSSA ADPWD DAPWD 0.35µm SIGMA-DELTA VOICE CODEC BW0406X CORE DESCRIPTION 35,36 Name VDDA VSSA REFH REFL AMODIN MUTE ALOOP VREFOUT AINFB APOSTOUT ADPWD DAPWD X256FS SYNC SDECI<1:0> TDECI SINPO<1:0> SDIN TPOST CPSEL VSSD VDDD SDOUT DADS Type vdda vssa piar50_bb piar50_bb piar50_bb picc_bb picc_bb poar50_bb poar50_bb poa_bb picc_bb picc_bb picc_bb picc_bb picc_bb picc_bb picc_bb picc_bb picc_bb picc_bb picc_bb picc_bb vssd vddd pot2_bb picc_bb pot2_bb Description Analog Power (+3.3V) Analog Ground (0.0V) Analog Reference Power(+3.3V) Analog Reference Ground (0.0V) Analog input Analog Mute select (High active) Analog loop back select (High active) Vref output Analog Input Gain control Analog output Power Down1 (High active) Power Down2 (High active) Digital Reset (High active) 256*Sampling Freq.(FS) Clock Sampling Freq.(FS) Clock Digital Filter input select Digital Filter Test input Post Filter input select Serial Data Input Post Filter Test input Linear/Compand data select (Low/High) m-law/A-law select (Low/High) Digital Ground Digital Power Supply Serial Data Output Clock Modulator output NOTES: This description fixed, recommended. Power (VDDA,VDDD) must connected DIODE_SLOT2. Ground (VSSA, VSSD) must connected DIODE_SLOT2. SDECI<1:0>, TDECI Decimation Filter Block test pin. SINPO<1:0>, TPOST Post Filter Block test pin. operate power down mode, control select pins, ADPWD DAPWD must activated simultaneously. BW0406X 0.35µm SIGMA-DELTA VOICE CODEC Type Abbr. Analog Input Digital Input Analog Output Digital Output Analog Bidirectional Digital Bidirectional Analog Power Digital Power Analog Ground Digital Ground 0.35µm SIGMA-DELTA VOICE CODEC BW0406X CORE CONFIGURTION SYNC TPOST TDECI DAPWD ADPWD CPSEL SDIN X256FS ALOOP MUTE SINPO<1:0> SDECI<1:0> VDDD VSSD AINFB AMODIN REFH REFL VDDA VSSA VREFOUT APOSTOUT DADS SDOUT bw0406x BW0406X 0.35µm SIGMA-DELTA VOICE CODEC ABSOLUTE MAXIMUM RATINGS Characteristic Supply Voltage Digital Input Voltage Storage Temperature Range Operating Temperature Range Symbol VDDD Tstg Topr Value -0.3 -0.3 Unit NOTES: ABSOLUTE MAXIMUM RATING specifies values beyond which device damaged permanently. Exposure ABSOLUTE MAXIMUM RATING conditions extended periods affect reliability. Each condition value applied with other values kept within following operating conditions function operations under these conditions implied. voltages measured with respect VSS(VSSA VSSD) unless otherwise specified. RECOMMENDED OPERATING CONDITIONS Characteristics Supply Voltage Supply Voltage Difference Digital Input Voltage Range Analog Input Voltage Range Symbol VDDA VSSA VDDD VSSD VDDA VDDD 3.15 3.45 Unit NOTE: strongly recommended that supply pins (VDDA, VDDD) powered from same source avoid power latch CONTROL CLOCK CHARACTERISTICS Characteristics X256FS Minimum Pulse Width Minimum Pulse Width High SYNC Frequency clock) Duty Cycle Symbol 1.843 2.048 2.816 Unit Conditions Fs=8KHz 0.35µm SIGMA-DELTA VOICE CODEC BW0406X ELECTRICAL CHARACTERISTICS (Measurement Bandwidth 20Hz-4KHz. Full scale input sine wave 1KHz, FS=8KHz, @VDDA=3.3V, Ta=25°C, Unless otherwise specified.) Characteristics Resolution Sampling rate Signal Distortion Ratio Symbol Offset Error Input Voltage Range Signal Distortion Ratio Offset Error Output Voltage Range Power comsumption (3.3v Operating Mode) Analog Digital Power comsumption (3.3v Powerdown Mode) 29.5 33.5 Vp-p Unit Bits Input compand Input Linear -40dB Input m-Law compand -40dB Input A-Law compand -45dB Input m-Law compand -45dB Input A-Law compand Input compand Input Linear -40dB Input m-Law compand -40dB Input A-Law compand -45dB Input m-Law compand -45dB Input A-Law compand Conditions Analog Input Characteristics Analog Input Characteristics Power Supply BW0406X 0.35µm SIGMA-DELTA VOICE CODEC CORE LAYOUT GUIDE N-WELL Guardring Guardring VDDD VSSD DIGITAL BLOCK Analog Input ANALOG BLOCK VDDA Guardring Analog Output VSSA NOTES: layout bw0406x consists digital part analog part. digital part analog part must divided. substrate digital analog part seperated from digital analog ground that minimize noise through substrate. recommended that thick analog power metal. when connecting PAD, path should kept short possible. Digital power analog power used separately. When core block connected other blocks, must double guardring using N-well P+active remove substrate coupling noise. that case, power metal should connected directly. Digital input signal lines must same length reduce difference delay. 0.35µm SIGMA-DELTA VOICE CODEC BW0406X CORE EVALUATION GUIDE VSSD VDDD MUTE ALOOP ADPWD VDDA VSSA Analog Input X256FS SYNC Analog Output AMODIN AINFB APOSTOUT VREFOUT REFH BW0406X SDECI<1:0> TDECI DAPWD SINPO<1:0> SDIN Controller REFL TPOST CPSEL SDOUT DADS Table Connection User Guide Line Embedded Core Test Location Description 0.1mF TANTALUM CAPACITOR 10mF CERAMIC CAPACITOR 0.33mF TANTALUM CAPACITOR 75pF CERAMIC CAPACITOR 50kW RESISTOR 200kW RESISTOR 0.1uF TANTALUM CAPACITOR NOTES: SDOUT externally shorted with SDIN, CODEC achieved loop-back test mode(ADC->DAC). users want test CODEC integrated chip, above must extracted PAD(pin 14). analog power/ground must separated from digital power/ground. CPSEL A-law select, m-law select TYPE denote Power Ground respectively. Power typical value: VDDA VDDD 3.3V, VSSA VSSD 0.0V BW0406X 0.35µm SIGMA-DELTA VOICE CODEC PACKAGE CONFIGURATION NC32 DADS SINPO<0> TPOST VDDP NC31 NC27 VSSP DAPWD ADPWD NC41 NC42 X256FS CPSEL SYNC SDOUT APOSTOUT NC22 NC21 VDDA 3.3V BW0406X NC19 VREFOUT VSSA NC16 AMODIN SDECI<1> SDECI<0> AINFB ALOOP VDDD VSSD TDECI NC10 NC11 NC12 NC13 LOCATION DESCRIPTION 10uF TANTALUM CAPACITOR 0.1uF CERAMIC CAPACITOR FERRITE BEAD (0.1mH) SINPO<1> MUTE REFH REFL SDIN NC24 0.35µm SIGMA-DELTA VOICE CODEC BW0406X CONTROL CLOCKS CHARACTERISTICS Characteristics X256FS Frequency Frequency SYNC Frequency X256FS Duty cycle (H:L) Duty cycle (H:L) SYNC Duty cycle (H:L) X256FS Falling Edge Delay(Hold) X256FS Falling SYNC Edge Delay(Hold) Falling SDOUT Delay Rising SDIN Setup Rising SDIN Hold Symbol Fmck Fbck Fsync MCDuty BCDuty SYDuty Tdbck Tdsync Tdsdout Tsetup Thold 40:60 40:60 40:60 2.048 50:50 50:50 50:50 60:40 60:40 60:40 Unit BW0406X 0.35µm SIGMA-DELTA VOICE CODEC X256FS VDDD 1/Fmck VDDD 1/Fbck SYNC VDDD X256FS 1/Fsync VDDD MCDuty VDDD BCDuty SYNC VDDD SYDuty VDDD VDDD X256FS VDDD Tdbck X256FS VDDD Tdsync Thold SDOUT VDDD SDIN VDDD VDDD Tdsdout VDDD Tsetup *Notes rising edge must occur same time SYNC edge. 0.35µm SIGMA-DELTA VOICE CODEC BW0406X TIMING DIAGRAM frame sync clock(SYNC) transitions determine start serial data. Input data input data clocked falling edge BCK. 14bit, complement 8bit A-law, u-law data format. output data clocked falling edge BCK. 14bit, complement 8bit A-law, u-law data format. Output data NOTES: SYNC clock sampling frequency, 14bit linear data 16bit serial data format, this accomplished 16FS clock don't care bits added from LSB, into 16bit format. BW0406X 0.35µm SIGMA-DELTA VOICE CODEC Codec serial interface timing diagram Clock SYNC 16Fs MSB, MSB, SDOUT[ADC output](Linear data) Non-valid data insetion) Non-valid data insetion) Don't care data SDOUT[ADC output](Compressed data) MSB, SDIN [DAC input](Linear data) Don't care data MSB, SDIN [DAC input](Compressed data) Codec clock interface timing diagram SYNC 16Fs 256Fs X256FS 0.35µm SIGMA-DELTA VOICE CODEC BW0406X INPUT/OUTPUT APPLICATION GUIDE Input stage application guide AINFB Analog Input AMODIN value 0.33mF Output stage application guide APOSTOUT Ground Speaker Driver determine value 1.5*10-5/R3 example choose 200K, then value 75pF. VREFOUT port application guide VREFOUT Ground 0.1mF, 10mF Note user should dispose order shown above dispose capacitors VREFOUT close possibe. BW0406X 0.35µm SIGMA-DELTA VOICE CODEC FEEDBACK REQUEST should quite helpful CODEC core development specify your system requirements CODEC following characteristic checking table fill additional questions. appreciate your interest products. Thank very much. Could explain external/internal configurations required? Specially requested function list What your signal band use, 3.6KHz? 4KHz? 4.8KHz? What your analog in/output signal voltage swing? what kind format your want analog signal in/ouput: single differential format? can, Please know, what your exact in/output signal spec. What your minimum S/N+D spec? want linear phase characteristic don't care digital filter spec? Could give exact design spec speech codec? (For example, A-law, u-law on.) Other recent searchesSB61H1024A - SB61H1024A SB61H1024A Datasheet PI3PCIE2415 - PI3PCIE2415 PI3PCIE2415 Datasheet OST08WG01GDXXXXT8E1A - OST08WG01GDXXXXT8E1A OST08WG01GDXXXXT8E1A Datasheet OP913WSL - OP913WSL OP913WSL Datasheet FSA2380 - FSA2380 FSA2380 Datasheet ECFM2X - ECFM2X ECFM2X Datasheet DDE-005 - DDE-005 DDE-005 Datasheet 74ALVC162601 - 74ALVC162601 74ALVC162601 Datasheet 2SJ687 - 2SJ687 2SJ687 Datasheet
Privacy Policy | Disclaimer |