FlexQTMII Volt Synchronous First-In/First-Out Queue Memory C

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

FlexQTMII Volt Synchronous First-In/First-Out Queue Memory C

Datasheet Thumbnail

Top Searches for this datasheet

FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
Volt Synchronous First-In/First-Out Queue
Memory Configuration
262,144 131,072 65,536 32,768 16,384 8,192
Device
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
Features
Industry leading First-In/First-Out Queues 133MHz) Write cycle time 7.5ns independent Read cycle time Read cycle time 7.5ns independent Write cycle time 3.3V power supply input tolerant control data input pins output tolerant flags data output pins Master Reset clears previously programmed configurations including Write Read pointers Partial Reset clears Write Read pointers maintains previously programmed configurations First Word Fall Through (FWFT) Standard Timing modes Presets eight different Almost Full Almost Empty offset values Parallel/Serial programming PRAF PRAE offset values Full, Empty, Almost Full, Almost Empty, Half Full indicators Asynchronous output enable tri-state data output drivers Data retransmission Available package: Plastic Thin Quad Flat Pack (TQFP), Slim Thin Quad Flat Pack (STQFP) (0°C 70°C) Commercial operating temperature available cycle time 7.5ns above (-40°C 85°C) Industrial operating temperature available cycle time 7.5ns above
Product Description
HBA's FlexQII offers industry leading FIFO queuing bandwidth Gbps), with wide range memory configurations (from 8,192 262,144 18). System designer full flexibility implementing deeper wider queues using FWFT mode width expansion features. Full, Empty, Half-Full indicators allow easy handshaking between transmitters receivers. User programmable Almost Full Almost Empty (Parallel/Serial) indicators allow implementation virtual queue depths. tolerant input output pins allow easy interfacing with devices operating higher voltage levels. Asynchronous Output Enable configures tri-state data output drivers. Independent Write Read controls provide rate-matching capability. Master Reset clears previously programmed configurations providing pulse MRST pin. addition, Write Read pointers queue initialized zero. Partial Reset will alter previously programmed configurations will initialize Write Read pointers zero. FWFT mode, first data written into queue appears output data after specified latency period high transition RCLK. Subsequent reads from queue will require asserting This feature useful when implementing depth expansion functions. this mode, DRDY QRDY used instead FULL EMPTY respectively. Standard mode, always assert read operation. FULL EMPTY used instead DRDY QRDY respectively.
PRAF PRAE HALF available either FWFT Standard mode.
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII Product Description (Continued)
time, data previously read from queue retransmitted asserting high transition RCLK retransmit operation. Retransmit initializes Read pointer zero. Hence, re-reads will always start from physical (Read pointer zero) location queue. Both zero normal latency timing modes available retransmit operation. These FlexQII devices have power consumption, hence minimizing system power requirements. addition, industry standard Plastic TQFP STQFP offered save system board space. These queues ideal applications such data communication, telecommunication, graphics, multiprocessing, test equipment, network switching, etc.
Block Diagram Single Synchronous Queue 262,144 131,072 65,536 32,768 16,384 8,192
PARTIAL RESET (PRST
MASTER RESET (MRST)
WRITE CLOCK (WCLK) WRITE ENABLE (WEN) LOAD LOAD) DATA (D17 SERIAL DATA ENABLE (SDEN) FIRST WORD FALL THROUGH/ SERIAL DATA INPUT (FWFT/SDI) FULL FLAG INPUT READY FULL DRDY) PROGRAMMABLE ALMOST-FULL (PRAF FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
READ CLOCK (RCLK) READ ENABLE (REN OUTPUT ENABLE (OE) DATA (Q17 RETRANSMIT EMPTY FLAG OUTPUT READY EMPTY/ QRDY PROGRAMMABLE ALMOSTEMPTY PRAE HALF-FULL FLAG (HALF
Figure Single Device Configuration Signal Flow Diagram
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
WCLK LOAD SDEN FWFT/SDI
Write Control Logic
FULL DRDY
Offset Register
Flag Logic
PRAF EMPTY/ QRDY
PRAE
Write Pointer
HALF FWFT/SDI
17-0
Input Register
SRAM
Output Register
Output Buffer
17-0
Read Pointer
Read Control Logic
Reset
RCLK
MRST PRST
Figure Device Architecture
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
FULL/DRDY
FWFT/SDI
WCLK
EMPTY/QRDY
MRST
LOAD
HALF
PRAE
PRAF
PRST
RCLK
Index
SDEN DC(1)
TQFP (Drw PF-01A; Order code: STQFP (Drw TF-01A; Order code: View NOTES:
Don't Care. Must tied Vcc, cannot left open.
Figure Device
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
Name Symbol Input/Output Description
Master Reset required initialize Write Read pointers first position queue setting MRST low. Standard mode, FULL PRAF will high; EMPTY PRAE will low. FWFT mode, DRDY will QRDY will high. PRAF PRAE will same state Standard mode. both modes, data outputs will low. Previous programmed configurations will maintained. Partial Reset required initialize Write Read pointers first position queue setting PRST low. Standard mode, FULL PRAF will high; EMPTY PRAE will low. FWFT mode, DRDY will QRDY will high. PRAF PRAE will same state Standard mode. both modes, data outputs will low. Previous programmed configurations will maintained. Writes data into queue during high transitions WCLK low. Controls write operation into queue offset registers during high transition WCLK. During Master Reset, LOAD select parallel programming eight default offset values. LOAD high select serial programming eight default offset values. After Master Reset, LOAD controls write/read, to/from offset registers during high transition WCLK/RCLK respectively. conjunction with
Master Reset
MRST
Input
Partial Reset
PRST
Input
Write Clock Write Enable
WCLK
Input Input
Load Enable
LOAD
Input
6,7,8,9, 10,11,12,13, 14,15,16,17, 18,19,20,21, 22,23 48,47,45,44, 42,41,40,38, 37,36,35,34, 32,31,29,28, 26,25
Data Inputs
Input
wide input data bus.
Read Clock Read Enable Output Enable
RCLK
Input Input Input
Reads data from queue during high transitions RCLK low. Controls read operation from queue offset registers during high transition RCLK. Setting activates data output drivers. Setting high deactivates data output drivers (High-Z).
Data Outputs
Output
wide output data bus.
First Word Fall Through/Serial Data Input
FWFT/SDI
Input
Selects FWFT timing Standard timing mode during Master Reset. After Master Reset, serial programming selected LOAD high), FWFT/SDI used serial data input offset registers. Serial data written during high transition WCLK. conjunction with SDEN
Table Descriptions
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
Name
Serial Data Input Enable
Symbol
SDEN
Input/Output
Input
Description
serial programming selected, setting SDEN LOAD enables serial data input written into offset registers during high transition WCLK. Data previously read from queue retransmitted asserting high transition RCLK retransmit operation. Retransmit initializes Read pointer zero. Hence, re-reads will always start from physical (Read pointer zero) location queue. Queue full when FULL goes during high transition WCLK. This prohibits further writes into queue. FWFT mode, queue full when DRDY goes high during high transition WCLK. This prohibits further writes into queue. Queue empty when EMPTY goes during high transition RCLK. This prohibits further reads from queue. FWFT mode, queue empty when QRDY goes high during high transition RCLK. This prohibits further reads from queue. Queue almost full when PRAF goes during high transition WCLK. Default (Full-offset) programmed offset values determine status PRAF Queue almost empty when PRAE goes during high transition RCLK. Default (Empty +offset) programmed offset values determine status PRAE Queue more than half full when HALF goes low. Triggered both WCLK RCLK. This tied high low, cannot left open. 3.3V power supply. Ground.
Retransmit
Input
Full/Data Input Ready Flag
FULL DRDY
Output
Empty/Data Output Ready Flag
EMPTY QRDY
Output
Almost Full
PRAF
Output
Almost Empty
PRAE
Output
Half Full Don't Care Power Ground
HALF
Output
Table Descriptions (Continued)
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
Symbol
VTERM TSTG IOUT
Rating
Terminal Voltage with respect Storage Temperature Output Current
Com'l Ind'l
-0.5 +125
Unit
NOTES:
Absolute Ratings reference only. Permanent damage device occur extended period operation outside this range. Standard operation should fall within Recommended Operating Conditions.
Table Absolute Maximum Ratings
2105, FQV295, FQV285, FQV275, FQV265, FQV255
Commercial Clock 7.5ns, 10ns, 15ns, 20ns Industrial Clock 7.5ns, 10ns, 15ns, 20ns
Symbol Parameter Recommended Operating Conditions
Supply Voltage Com'l Ind'l Supply Voltage Input High Voltage Com'l Ind'l Input Voltage Com'l Ind'l Operating Temperature Commercial Operating Temperature Industrial Input Leakage Current (any input) Output Leakage Current Output Logic Voltage, IOH=-2mA Output Logic Voltage,
Min.
Typ.
Max.
Min.
Typ.
Max.
Unit
Electrical Characteristics
ILI(1)
Power Consumption
Icc1(2,3) Icc2(4) Active Power Supply Current Standby Current
Table Specifications
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
Capacitance 100MHz Ambient Temperature (25°C)
Symbol
Parameter Input Capacitance Output Capacitance
Conditions VIN= VOUT=
Max.
Unit
COUT(2,4)
NOTES:
Measurement with 0.4<=VIN<=Vcc With output tri-stated High) Icc(1,2) measured with WCLK RCLK Design simulated, tested.
Table Specifications (Continued)
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
Commercial Industrial
FQV2105-7.5 FQV295-7.5 FQV285-7.5 FQV275-7.5 FQV265-7.5 FQV255-7.5 FQV2105-10 FQV295-10 FQV285-10 FQV275-10 FQV265-10 FQV255-10 FQV2105-15 FQV295-15 FQV285-15 FQV275-15 FQV265-15 FQV255-15 FQV2105-20 FQV295-20 FQV285-20 FQV275-20 FQV265-20 FQV255-20
Symbol
tWCLK tWCLKH tWCLKL tRCLK tRCLKH tRCLKL tENS tENH tRST tRSTS tRSTR tRSTF tRETS tOLZ tOHZ tFULL tEMPTY tPRAFS tPRAES tSKEW1 tSKEW2
Parameter
Clock Cycle Frequency Data Access Time Write Clock Cycle Time Write Clock High Time Write Clock Time Read Clock Cycle Time Read Clock High Time Read Clock Time Data Set-up Time Data Hold Time Enable Set-up Time Enable Hold Time Reset Pulse Width
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
Reset Set-up Time Reset Recovery Time Reset Flag Output Time Retransmit Setup Time Output Enable Output Low-Z Output Enable Output Valid Output Enable Output High-Z Write Clock Full Flag Read Clock Empty Flag Write Clock Almost-Full Flag Read Clock Almost-Empty Flag Skew time between Read Clock Write Clock Full Flag Empty Flag Skew time between Read Clock Write Clock PRAF PRAE
Table Electrical Characteristics
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
Commercial Industrial
FQV2105-7.5 FQV295-7.5 FQV285-7.5 FQV275-7.5 FQV265-7.5 FQV255-7.5 FQV2105-10 FQV295-10 FQV285-10 FQV275-10 FQV265-10 FQV255-10 FQV2105-15 FQV295-15 FQV285-15 FQV275-15 FQV265-15 FQV255-15 FQV2105-20 FQV295-20 FQV285-20 FQV275-20 FQV265-20 FQV255-20
Symbol
tLOADS tLOADH tRTS
Parameter
Load Setup Time Load Hold Time Retransmit Setup Time Clock HALF
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
NOTES:
Design simulated, tested.
Table Electrical Characteristics (Continued)
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load, clock Output Load*, clock 10ns, 15ns, 20ns
Include scope capacitances Table Test Condition
3.0V 1.5V 1.5V Refer Figure Refer Figure
Vcc/2
3.3V
D.U.T.
30pF*
Figure Test Load clock 7.5ns
Figure Output Load clock 10ns, 15ns, 20ns *Includes scope capacitances.
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII Functions
MRST
Master Reset required initialize Write Read pointers first position queue setting MRST low. Standard mode, FULL PRAF will high; EMPTY PRAE will low. FWFT mode, DRDY will QRDY will high. PRAF PRAE will same state Standard mode. both modes, data outputs will low. Previous programmed configurations will maintained. Partial Reset required initialize Write Read pointers first position queue setting PRST low. Standard mode, FULL PRAF will high; EMPTY PRAE will low. FWFT mode, DRDY will QRDY will high. PRAF PRAE will same state Standard mode. both modes, data outputs will low. Previous programmed configurations will maintained. Writes data into queue during high transitions WCLK activated. Synchronizes FULL DRDY PRAF flags. WCLK RCLK independent each other. Controls write operation into queue offset registers during high transition WCLK. During Master Reset, LOAD select parallel programming eight default offset values. LOAD high select serial programming eight default offset values. After Master Reset, LOAD controls write/read, to/from offset registers during high transition WCLK/RCLK respectively parallel programming. conjunction with During programming offset registers, PRAF PRAE flag status invalid. Serial programming, LOAD used enable serial loading offset registers together with SDEN Refer Figure details. wide input data bus. Reads data from queue during high transitions RCLK low. Synchronizes EMPTY QRDY PRAE flags. RCLK WCLK independent each other. Reads data from queue during high transitions RCLK low. This also advances Read pointer queue. Setting activates data output drivers. Setting high deactivates data output drivers (High-Z). does control advancement Read pointer. wide output data bus. Selects FWFT timing Standard timing mode during Master Reset. After Master Reset, serial programming selected LOAD high), FWFT/SDI used serial data input offset registers. Serial data written during high transition WCLK. conjunction with SDEN FWFT mode, DRDY QRDY used instead FULL EMPTY Refer Table flags status. Standard mode, FULL EMPTY used instead DRDY QRDY Refer Table flags status. serial programming selected, setting SDEN LOAD enables serial data written into offset registers during high transition WCLK. During serial programming, PRAF PRAE flags status invalid. Refer Figure details. Data previously read from queue retransmitted asserting high transition RCLK retransmit operation. Retransmit initializes Read pointer zero. Hence, re-reads will always start from physical (Read pointer zero), location queue. Refer Diagram details.
PRST
WCLK
LOAD
D17-0 RCLK
Q17-0 FWFT/SDI
SDEN
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII Functions (Continued)
FULL DRDY
Standard mode, queue full when FULL goes during high transition WCLK. This prohibits further writes into queue prevents advancement Write pointer. FWFT mode, queue full when DRDY goes high during high transition WCLK. This prohibits further writes into queue prevents advancement Write pointer. Refer Table behavior FULL DRDY Standard mode, queue empty when EMPTY goes during high transition RCLK. This prohibits further reads from queue prevents advancement Read pointer. FWFT mode, queue empty when QRDY goes during high transition RCLK. This prohibits further reads from queue prevents advancement Read pointer. Refer Table behavior EMPTY QRDY Synchronous mode, queue almost full when PRAF goes during high transition WCLK. Default (Full-offset) programmed offset values determine status PRAF Asynchronous timing mode, PRAF triggered both WCLK RCLK. Refer Table behavior PRAF Synchronous mode, queue almost empty when PRAE goes during high transition RCLK. Default (Empty+offset) programmed offset values determine status PRAE Asynchronous timing mode, PRAF triggered both WCLK RCLK. Refer Table behavior PRAE Queue more than half full when HALF goes during high transition WCLK. HALF goes high during high transition RCLK when queue less than half full. Refer Table details.
EMPTY QRDY
PRAF
PRAE
HALF
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
LOAD
SDEN
WCLK
RCLK
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255 Selection Sequence
Write offset registers: Empty Offset Full Offset Read from offset registers: Empty Offset Full Offset Parallel write registers: PRAE PRAF Parallel read from registers: PRAE PRAF
Serial shift into registers: bits FQV2105 bits FQV295 bits FQV285 bits FQV275 bits FQV265 bits FQV255 each rising WCLK edge Starting with Empty Offset (Low Byte) Ending with Full Offset (High Byte) Operation Write Memory
Read Memory Operation
Figure Programmable Flag Offset Programming Sequence
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
Device
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
PRAF Programming (bits)
D/Q15 D/Q1 D/Q15 D/Q0 D/Q15 D/Q14 D/Q13 D/Q12 7FH, when LOAD 3FFH, when LOAD Word High Word Word High Word
PRAE Programming (bits)
D/Q15 D/Q1 D/Q15 D/Q0 D/Q15 D/Q14 D/Q13 D/Q12 7FH, when LOAD 3FFH, when LOAD Word High Word Word High Word
Table Parallel Offset Register Data Mapping Default Values (DV) Table
Device
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
Standard Mode
262,144 131,072 65,536 32,768 16,384 8,192
FWFT
262,145 131,073 65,537 32,769 16,385 8,193
Table Maximum Depth Queue Standard FWFT Mode
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
Data Width
D/Q17 D/Q16 D/Q15 D/Q14 D/Q13 D/Q12 D/Q11 D/Q10 D/Q9 D/Q8 D/Q7 D/Q6 D/Q5 D/Q4 D/Q3 D/Q2 D/Q1 D/Q0
Cycle PRAE Cycle PRAF
FQV285, FQV275, FQV265, FQV255 Parallel Offset Write/Read Cycles Width
Data Width Cycle PRAE Cycle PRAE Cycle PRAF Cycle PRAF
D/Q17 D/Q16 D/Q15 D/Q14 D/Q13 D/Q12 D/Q11 D/Q10 D/Q9 D/Q8 D/Q7 D/Q6 D/Q5 D/Q4 D/Q3 D/Q2 D/Q1 D/Q0
FQV2105, FQV295 Parallel Offset Write/Read Cycles Width
Bits Offset Registers bits FQV2105 bits FQV295 bits FQV285 bits FQV275 bits FQV265 bits FQV255 Note: Don't Care applies unused bits
Figure Parallel Offset Write/Read Cycles Diagram
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
FQV2105
y(1) (y+1) 131,072 131,073 [262,144-(x+1)] (262,144-x(2)) 262,143 262,144
FULL
PRAF
HALF
PRAE
EMPTY
FQV295
y(1) (y+1) 65,536 65,537 [131,072-(x+1)] (131,072-x(2)) 131,071 131,072
FULL
PRAF
HALF
PRAE
EMPTY
FQV285
y(1) (y+1) 32,768 32,769 [65,536-(x+1)] (65,536-x(2)) 65,535 65,536
FULL
PRAF
HALF
PRAE
EMPTY
FQV275
y(1) (y+1) 16,384 16,385 [32,768-(x+1)] (32,768-x(2)) 32,767 32,768
FULL
PRAF
HALF
PRAE
EMPTY
FQV265
y(1) (y+1) 8,192 8,193 [16,384-(x+1)] (16,384 -x(2)) 16,383 16,384
FULL
PRAF
HALF
PRAE
EMPTY
FQV255
y(1) (y+1) 4,096 4,097 [8,192-(x+1)] (8,192-x(2)) 8,191 8,192
NOTES:
FULL
PRAF
HALF
PRAE
EMPTY
PRAE offset; Default Values: when parallel offset loading selected =1,023 when serial offset loading selected. PRAF offset; Default Values: when parallel offset loading selected =1,023 when serial offset loading selected.
Table Status Flags (Standard Mode)
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
FQV2105
y(1)+1 (y+2) 131,073 131,074 [262,145-(x+1)] (262,145-x(2)) 262,144 262,145
DRDY
PRAF
HALF
PRAE
QRDY
FQV295
y(1)+1 (y+2) 65,537 65,538 [131,073-(x+1)] (131,073-x(2)) 131,072 131,073 FQV285 y(1)+1 (y+2) 32,769 32,770 [65,537-(x+1)] (65,537-x(2)) 65,536 65,537 FQV275 y(1)+1 (y+2) 16,385 16,386 [32,769-(x+1)] (32,769-x(2)) 32,768 32,769 FQV265 y(1)+1 (y+2) 8,193 8,194 [16,385-(x+1)] (16,385 -x(2)) 16,384 16,385 FQV255 y(1)+1 (y+2) 4,097 4,098 [8,193-(x+1)] (8,193-x(2)) 8,192 8,193
NOTES:
DRDY
PRAF
HALF
PRAE
QRDY
DRDY
PRAF
HALF
PRAE
QRDY
DRDY
PRAF
HALF
PRAE
QRDY
DRDY
PRAF
HALF
PRAE
QRDY
DRDY
PRAF
HALF
PRAE
QRDY
PRAE offset; Default Values: when parallel offset loading selected =1,023 when serial offset loading selected. PRAF offset; Default Values: when parallel offset loading selected =1,023 when serial offset loading selected.
Table Status Flags (FWFT Mode)
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII Timing Diagrams
tRST MRST tRSTS tRSTS tRSTS FWFT/SDI tRSTS LOAD tRSTS tRSTS SDEN tRSTF FWFT 1,QRDY EMPTY QRDY tRSTF FWFT FULL FULL DRDY tRSTF PRAE tRSTF PRAF HALF tRSTF Q17- FWFT DRDY FWFT EMPTY tRSTR tRSTR tRSTR tRSTR
Diagram Master Reset Timing
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
tRST PRST tRSTS tRSTS tRSTS
tRSTR
tRSTR
tRSTS SDEN tRSTF FWFT 1,QRDY EMPTY QRDY tRSTF FWFT FULL FULL DRDY tRSTF PRAE tRSTF
PRAF HALF
FWFT EMPTY
FWFT DRDY
tRSTF
Diagram Partial Reset Timing
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
3F218C
Write tWCLKH
Write tWCLKL
tWCLK Write tFULL tFULL tFULL
WCLK
tFULL tSKEW1
tSKEW1
FULL
RCLK
tENH tENS tENH
tENS
Data Read Next Data Read
2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
Output Register Data
NOTES:
time between rising edge RCLK rising edge WCLK greater than equal tSKEW1, FULL will high (after WCLK cycle plus tFULL). tSKEW1 met, then FULL will assert more WCLK cycles.
LOAD High, Low.
Diagram Write Cycle Full Flag Timing (Standard Mode)
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
OCTOBER 2002
Page
3F218C
tRCLK tRCLKH
tRCLKL tENS tENH tENS tENH
RCLK
tENS
tENH
tEMPTY tEMPTY
tEMPTY
EMPTY Last Word tOEN tSKEW1 tOHZ tOLZ Last Word
tOLZ
WCLK tENS tENH tENS tENH
2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
NOTES:
time between rising edge WCLK rising edge RCLK greater than equal tSKEW11, EMPTY will high (after RCLK cycle plus tEMPTY). tSKEW1 met, then EMPTY will assert more RCLK cycles.
LOAD High. First word latency: tSKEW1 tEMPTY tRCLK.
Diagram Read Cycle, Empty Flag First Data Word Latency Timing (Standard Mode)
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
OCTOBER 2002
Page
3F218C
tSKEW2 DW[y+2] DW[y+3] DW[y+4] DW[(D-1)/2+1] DW[(D-1)/2+2] DW[(D-1)/2+3] DW[D-x-1] DW[D-x] DW[D-x+1] DW[D-x+2] DW[D-x+3] DW[D-1] tENH tEMPTY tPRAES tHALF tPRAFS tFULL
WCLK
tENS
tSKEW1
RCLK
Output Register Data
QRDY
PRAE
HALF
2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
PRAF
DRDY
NOTES:
time between rising edge WCLK rising edge RCLK greater than equal tSKEW1, QRDY will (after RCLK cycle plus tEMPTY). tSKEW1 met, then QRDY will assert more RCLK cycles.
time between rising edge WCLK rising edge RCLK greater than equal tSKEW2, PRAE will high (after RCLK cycle plus tPRAES). tSKEW2 met, then PRAE will assert more RCLK cycles.
LOAD High, Low.
PRAE offset, PRAF offset. maximum queue depth. Please refer Table Depth. First word latency: tSKEW1 tEMPTY tRCLK
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
OCTOBER 2002
Page
Diagram Write Timing (FWFT Mode)
3F218C
tSKEW2
WCLK
tENS
tENH
tSKEW1
RCLK
tENS
tENS
DWx+2 DW[(D-1)/2+2]
tOHZ DWx+1 DWx+3 DW[(D-1)/2+1] DW[D-y-1] DW[D-y] DW[D-y+1] DW[D-y+2] DW[D-1]
tEMPTY
QRDY tPRAES
PRAE tHALF
HALF tPRAFS
PRAF tFULL
2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
tFULL
DRDY
NOTES:
time between rising edge RCLK rising edge WCLK greater than equal tSKEW1, DRDY will (after WCLK cycle plus tFULL) tSKEW1 met, then DRDY will assert more WCLK cycles.
time between rising edge RCLK rising edge WCLK greater than equal tSKEW2, PRAF will high (after WCLK cycle plus tPRAFS) tSKEW2 met, then PRAF will assert more WCLK cycles.
LOAD High
PRAE Offset, PRAF offset. maximum queue depth. Please refer Table Depth.
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
OCTOBER 2002
Diagram Read Timing (FWFT Mode)
FlexQTMII
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
RCLK
tENS
tENH
tRETS
tENS
tENH
DWi+1 tSKEW2
WCLK
tRETS
tENS
tENH
tEMPTY
EMPTY
tEMPTY
tPRAES
PRAE
tHALF
HALF
tPRAFS
PRAF
NOTES:
Upon completion retransmit setup, read operation begin only after EMPTY returns high. Low. Words written queue after MRST Where 1,2,3. depth. Upon reset completion, there must more than words written queue retransmit setup valid.
Diagram Retransmit Timing (Standard Mode)
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
RCLK
tENS tENH tRETS tENS tENH
DWi+1 tSKEW2
WCLK
tRETS
tENS tENH
tEMPTY tEMPTY
QRDY
tPRAES
PRAE
tHALF
HALF
tPRAFS
PRAF
NOTES:
Upon completion retransmit setup, read operation begin only after QRDY returns low. Low. Words written queue after MRST Where 1,2,3. depth. Upon reset completion, there must more than words written queue retransmit setup valid. Please refer Table Depth.
Diagram Retransmit Timing (FWFT Mode)
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
WCLK tENS
SDEN
tENH
tENH
tLOADS
LOAD
tLOADH
tLOADH
PRAE Offset
PRAF Offset
Refer Table
Diagram Serial Loading Programmable Flag Registers (Standard FWFT Mode)
FQV2105
FQV295
FQV285
FQV275
FQV265
FQV255
Table Reference Table Diagram
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
tWCLK tWCLKH WCLK tLOADS
LOAD
tWCLKL
tLOADH
tLOADH
tENS
tENH
tENH
PRAE offset
PRAF offset
Diagram Parallel Loading Programmable Flag Registers (Standard FWFT Mode)
tRCLK tRCLKH RCLK tLOADS LOAD tENS Data Output Register
PRAE
tRCLKL
tLOADH
tLOADH
tENH
tENH
offset
PRAF
offset
Diagram Parallel Read Programmable Flag Registers (Standard FWFT Mode)
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
tWCLKH
WCLK
tWCLKL tENS tENH tPRAFS words Queue tSKEW2 words Queue tPRAFS D-(x+1) words Queue
PRAF
RCLK
tENS
tENH
NOTES:_
PRAF offset. maximum queue depth. Please refer Table Depth. time between rising edge RCLK rising edge WCLK greater than equal tSKEW2, PRAF will high (after WCLK cycle plus tPRAFS). tSKEW2 met, then PRAF will assert more WCLK cycles. PRAF synchronizes rising edge WCLK only.
Diagram Programmable Almost-Full Flag Timing (Standard FWFT Mode)
tWCLKH WCLK tWCLKH
tWCLKL
tWCLKL
PRAE
words Queue(2) words Queue(3) tSKEW2 tPRAES
words Queue(2) words Queue(3) tPRAES tENS tENH
words Queue(2) words Queue(3)
RCLK
NOTES:_
PRAE offset. Standard Mode. FWFT Mode. time between rising edge WCLK rising edge RCLK greater than equal tSKEW2, PRAE will high (after RCLK cycle plus tPRAES). tSKEW2 met, then PRAE will assert more RCLK cycles. PRAE synchronizes rising edge RCLK only.
Diagram Programmable Almost-Empty Flag Timing (Standard FWFT Mode)
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII
tWCLKH tWCLKL
WCLK
tENS tENH
tHALF
HALF
words Queue(1); [(D+1)/2] words Queue(2)
words Queue(1); [(D+1)/2 words Queue(2) tHALF
words Queue(1); [(D+1)/2] words Queue(2)
RCLK
tENS
NOTES:
Standard Mode. FWFT Mode. Please refer Table Depth.
Diagram Half-Full Flag Timing (Standard FWFT Mode)
3F218C 2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.
OCTOBER 2002
Page
FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255
FlexQTMII Order Information:
Device Family Device Type XXXX V2105 (262,144 V295 (131,072 V285 (65,536 V275 (32,768 V265 (16,384 V255 (8,192 *Speed Slower speeds available upon request. **Package Plastic Thin Quad Flat Pack (TQFP), Slim Thin Quad Flat Pack (STQFP) Power Speed (ns) Package** Temperature Range Blank Commercial (0°C 70°C) Industrial (-40° 85°C)
Example: FQV275L7-5PF FQV265L10PFI (32k 7.5ns, Commercial temp) (16k 10ns, Industrial temp)
2107 North First Street, Suite Jose, 95131, www.hba.com
3F218C
Tel: 408.453.8885 Fax: 408.453.8886
Taiwan Suite 8F-9, Shui-Lee Hsinchu, Taiwan, R.O.C. www.hba.com
Tel: 886.3.516.9118 Fax: 886.3.516.9181
OCTOBER 2002
Page
2001 High Bandwidth Access, Inc. rights reserved. Product specifications subject change without notice.

FlexQTMII Volt Synchronous First-In/First-Out Queue Memory C

Top Searches for this datasheet

Other recent searches