The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

December 2000; ver. 1.00 Data Sheet Easy-to-use MegaWizard® Plug-


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



SONET STS-1 Framer MegaCore Function (STS1FRM)
December 2000; ver. 1.00 Data Sheet
Easy-to-use MegaWizard® Plug-In generates MegaCore® variants Quartussoftware OpenCorefeature allow place-and-route, static timing analysis designs prior licensing Secure Register Transfer Level (RTL) simulation models allow simulation with user design third-party simulators Performs Synchronous Optical Network (SONET) framing Transmission Convergence (TC) Processes Transport Overhead (TOH) Path Overhead (POH) Supports data rate 51.84 megabits second (Mbps) Complies with applicable standards, including: Bellcore, Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria, Generic Requirements GR-253CORE, Issue Revision January 1999 Bellcore, Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria, Issues List Report GR-253-ILR, Issue September 1996 Optimized Altera® APEX20KE device architecture
Tools
Typical Applications
Figure Typical Application
Figure shows example system implementation STS1FRM interfacing with other Altera MegaCore variants achieve Atransport over SONET.
Midbus rxclk SONET STS-1 Framer (STS1FRM) ACell Processor Mbps (CP155)
Atlantic
Line Interface Circuit
Clock Data Recovery
Serializer Deserializer
UTOPIA Interface (UTOPIA2SL)
txclk External
AIRbus
APEX Boundary
Note:
PIF-Processor Interface Block
Altera Corporation
A-DS-IPSTS1-01
UTOPIA Level
SONET STS-1 Framer MegaCore Function (STS1FRM) Data Sheet
Other possible applications include:
Aswitches Digital Cross-Connection (DCC) systems Routers Multiplexers
Functional Description
STS1FRM operates full-duplex mode, comprises four blocks, illustrated Figure following list functions based full feature STS1FRM. Table possible options.
Transport Overhead Receiver (RXTOH) Inputs SONET data Descrambles data (software programmable) Performs frame alignment Performs error checking Maintains counters buffers Captures bytes processing software, parameterized hardware extraction Path Overhead Receiver (RXPOH_0) Processes pointer Performs error checking Maintains counters buffers Captures bytes processing software, parameterized hardware extraction Outputs payload data Path Overhead Transmitter (TXPOH_0) Inputs payload data Allows flexible insertion software, parameterized hardware Generates parity bytes Maintains counters buffers Transport Overhead Transmitter (TXTOH) Generates pointer (normal, positive stuff, negative stuff, Data Flag (NDF) selected software) Allows flexible insertion software, parameterized hardware Generates parity bytes Maintains counters buffers Scrambles data (software programmable) Outputs SONET data
Altera Corporation
SONET STS-1 Framer MegaCore Function (STS1FRM) Data Sheet
Interfaces Protocols
interfaces support STS1FRM: Middle interface (Midbus), Access Internal Registers (AIRbus) interface.
Midbus
Midbus interface simple synchronous full-duplex data path bus. STS1FRM Midbus runs 6.48 over single byte lane each direction. receive (RX) direction, data transferred from Midbus master (RXPOH_0) slave. transmit (TX) direction, data transferred from slave master (TXPOH_0). each direction, Midbus carry eight bits clock cycle. includes midbus receive data (mrxdat_0[7:0]) midbus receive enable(mrxena_0) lines indicate valid data transfers direction, midbus transmit data (mtxdat_0[7:0]) midbus data enable(mtxena_0) lines indicate valid data requests direction.
AIRbus
AIRbus interface provides access internal registers using simple synchronous internal protocol. This consists separate read data (rdata[31:0]) write data (wdata[31:0]) buses, data transfer acknowledge (dtack) signal, block select (sel). address (addr[11:2]) read (read) signal indicate location type access within block. rdata buses dtack signals merged from multiple blocks using simple function. dtack signal sustained until block removed (four-way handshaking), meaning AIRbus cross clock domain boundaries. this block AIRbus data width bits.
Tools
More detailed information Midbus, AIRbus available from Altera site
Altera Corporation
SONET STS-1 Framer MegaCore Function (STS1FRM) Data Sheet
Figure Block Diagram
Extract Extract rxpohval_0 rxpohclk_0 rxpohfp_0
rxldcc rxldccval rxe1f1e2 rxe1f1e2val rxe1f1e2fp
rxsdccval
rxpause rxreset_n
SONET
srxdat[7:0] srxval srxfr align_data[7:0] lopc
RXTOH RXPOH_0 mrxdat_0[7:0] mrxena_0 mrxval_0 mrxffp_0 mrxefp_0 mrxfoh_0 mrxeoh_0 mtxdat_0[7:0] mtxena_0 mtxval_0 mtxffp_0 mtxefp_0 mtxfoh_0 mtxeoh_0
txclk domain TXPOH_0
stxdat[7:0] stxval stxfr stxfp
SONET
TXTOH
txtohclk txtoh txtohen txtohfp txtohrdy txsdcc txsdccrdy txldcc txldccrdy txe1f1e2 txe1f1e2fp txe1f1e2rdy
read addr[11:2] rdata[31:0] wdata[31:0] dtack
txpohclk_0
txclk txpause txreset_n
Insert
AIRbus
Insert
Pin-Outs
following port list STS1FRM. signal direction indicated input, output. Clock Domain Signals: rxclk (I), rxpause (I), rxreset_n (I); SONET Signals: srxdat[7:0](I), srxval (I), srxfr (I); Maintenance Signals: align_data[7:0](O),lopc (I), (O), (O), (O); Hardware Serial Extract Signals: rxtohclk (O), rxtoh (O), rxtohval (O), rxtohfp (O), rxsdcc (O), rxsdccval (O), rxldcc (O), rxldccval (O), rxe1f1e2 (O), rxe1f1e2val (O), rxe1f1e2fp (O); Hardware Serial Extract Signals: rxpohclk_0 (O), rxpoh_0 (O), rxpohval_0 (O), rxpohfp_0 (O); Midbus Signals: mrxdat_0[7:0] (O), mrxena_0 (O), mrxval_0 (O), mrxffp_0 (O), mrxefp_0 (O), mrxfoh_0 (O), mrxeoh_0 (O). AIRbus Signals: (I), read (I), addr[11:2] (I),rdata[31:0] (O),wdata[31:0] (I), dtack (O), (O).
txpohen_0 txpohfp_0 txpohrdy_0
txpoh_0
Altera Corporation
Midbus
rxclk domain
rxpoh_0
rxtohclk rxtoh rxtohval rxtohfp
rxsdcc
rxclk
SONET STS-1 Framer MegaCore Function (STS1FRM) Data Sheet
Clock Domain Signals: txclk (I), txpause (I), txreset_n (I); SONET Signals: stxdat[7:0] (O), stxval (O), stxfr (I), stxfp (O); Hardware Serial Insert Signals: txtohclk (O), txtoh (I), txtohen (I), txtohfp (O), txtohrdy (O), txsdcc (I), txsdccrdy (O), txldcc (I), txldccrdy (O), txe1f1e2 (I), txe1f1e2fp (O), txe1f1e2rdy (O); Hardware Serial Insert Signals: txpohclk_0 (O), txpoh_0 (O), txpohen_0 (I), txpohfp_0 (O), txpohrdy_0 (O); Midbus Signals: mtxdat_0[7:0] (I), mtxena_0 (O), mtxval_0 mtxffp_0 (O),mtxefp_0 (O), mtxfoh_0 (O), mtxeoh_0 (O).
Performance
Table shows required speed estimated gate count STS1FRM APEX 20KE device. Table Performance
4,199-6,836 Note:
numbers Logic Elements (LEs) Embedded System Blocks (ESBs) approximate Dec. 2000. They reflect range from basic full feature variant.
Note ESBs
1-11
fMAX (MHz)
6.48 required support 51.84 Mbps
Tools
Generating Variants
Table Optional
Table shows optional features available generate variants.
Note Options Parameters Choices
BM1S
4,199
1,349
ESBs
Basic Configuration
Serial insertion/extraction bytes 64-byte insert, extract, expect buffers Automatic monitoring extracted section trace (transport overhead) 64-byte insert, extract, expect buffers Automatic monitoring extracted path trace (path overhead) error rate monitoring with second window Note:
numbers ESBs approximate Dec. 2000. Users strongly advised MegaWizard Plug-In Quartus software exact numbers each STS1FRM variant.
Altera Corporation
SONET STS-1 Framer MegaCore Function (STS1FRM) Data Sheet
Licensing
license required perform following trial operations using your custom logic:
Instantiation Place-and-Route Static Timing Analysis Simulation third-party simulator
Only when ready generate programming files, need obtain licenses through your local Altera sales representative. current variants single license with ordering code: PLSM-STS1FRM.
Deliverables
following elements provided with STS1FRM package:
Data Sheet User Guide Interface Functional Specifications (Midbus, AIRbus, etc.) MegaWizard Plug-In Encrypted gate level netlist Place-and-Route constraints (where necessary) Secure simulation model Sanity testbench Access problem reporting system
Innovation Drive Jose, 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_req@altera.com
Altera, APEX, APEX 20K, MegaCore, MegaWizard, OpenCore, Quartus trademarks and/or service marks Altera Corporation United States other countries. Altera acknowledges trademarks other organizations their respective products services mentioned this document. Altera products protected under numerous U.S. foreign patents pending applications, maskwork rights, copyrights. Altera warrants performance semiconductor products current specifications accordance with Altera's standard warranty, reserves right make changes products services time without notice. Altera assumes responsibility liability arising application information, product, service described herein except expressly agreed writing Altera Corporation. Altera customers advised obtain latest version device specifications before relying published information before placing orders products services. Copyright 2000 Altera Corporation. rights reserved.
Printed Recycled Paper.
Altera Corporation

Other recent searches


uPD488385 - uPD488385   uPD488385 Datasheet
TMP88CU74 - TMP88CU74   TMP88CU74 Datasheet
TMP88PU74 - TMP88PU74   TMP88PU74 Datasheet
SN74AHC16240 - SN74AHC16240   SN74AHC16240 Datasheet
SN54AHC16240 - SN54AHC16240   SN54AHC16240 Datasheet
NJU6673 - NJU6673   NJU6673 Datasheet
MA4IQP900L-1291T - MA4IQP900L-1291T   MA4IQP900L-1291T Datasheet
MA4IQP900H1291T - MA4IQP900H1291T   MA4IQP900H1291T Datasheet
MA4IQP900M-1291T - MA4IQP900M-1291T   MA4IQP900M-1291T Datasheet
KPBL-3025SURKCGKC - KPBL-3025SURKCGKC   KPBL-3025SURKCGKC Datasheet
FAR-D6CZ-1G8550-D1T1 - FAR-D6CZ-1G8550-D1T1   FAR-D6CZ-1G8550-D1T1 Datasheet
2SC3669 - 2SC3669   2SC3669 Datasheet
2N5550 - 2N5550   2N5550 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive