ISDN layer1 controller BU6610K BU6610K ISDN layer controller

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

ISDN layer1 controller BU6610K BU6610K ISDN layer controller

Datasheet Thumbnail

Top Searches for this datasheet

BU6610K
ISDN layer1 controller
BU6610K
BU6610K ISDN layer controller (Terminal Adapter) function. BU6610K including analog interface codec interface some logical functions designing based ITUT-I series.
Applications ISDN ISDN Telephone, FAX, other ISDN equipment.
Features BU6610K control which function necessary interface with ISDN line built ISDN basic layer controller interface driver receiver Basic layer 128kbps (voice codec) channel Alaw Tone generator
interface Transmission rate 192kbps, channel 64kbps3 channel multiplex HDLC controller CRC, flag, insertion deletion byte FIFO selector (MUX) power consumption Small package QFP80
Absolute maximum ratings (Ta=25°C)
Parameter supply voltage supply voltage Input voltage maximum power dissipation Storage temparature range Symbol AVDD, AVDDT, AVDDSP VDD1, IOVDD, VDD2 Tstg Limits -0.5~+7.0 -0.5~+7.0 -0.5~IOVDD+0.5 -55~+125 Unit
Power dissipation shown above value ambient temperature 25°C. decreases 10mW 1°C. ratings shown above indicate breakdown limit should regarded valus that guarantee operation.
Recommended operating conditions (Ta=25°C)
Parameter supply voltage supply voltage Clock frequency Operating temperature range Symbol AVDD, AVDDT, AVDDSP VDD1, VDD2, IOVDD Fclk Limits 4.75~5.25 2.7~3.3 12.288 0~+70 Unit
BU6610K
Block diagram
[0,15] [7:0] [0,7] RESET SW16
Micro Processor
LINE
LINE
Dec. &PLL
Multi Frame CODEC
Driver
Controller
LINE
Receiver Enc.
VINP VINN VCOM VOUTP VOUTN HPFI HPFO TLPFI TLPFO BUF1I BUF1O BUF2I BUF2O TNDO SCLK
HDLC Controller HDLC Controller
Power Manager
TEST Circuit
Serial
XTAL2
XTAL1
TEST/
BU6610K
description
Pin. SCLK VDD1 XTAL1 XTAL2 GND1 VDD2 [10] [11] [12] [13] [14] [15] GND2 MCLK name LOUT LOUT LOUT 3.0V XTAL XTAL 3.0V LOUT LOUT LOUT LOUT LOUT LOUT LOUT LOUT LOUT LOUT LOUT LOUT LOUT LOUT LOUT LOUT LOUT LOUT Type Pin. name SW16 TNDO RESET TLPFI TLPFO VINO VINN VINP HPFO HPFI AGNDT AVDDT VCOM VOUTP VOUTN AVDDSP AGNDSP BUF1I BUF1O BUF2I BUF2O TEST IOVDD IOGND AGND LINEINN LINEINP LINEOUTN LINEOUTP AVDD LOUT LINR AOUT AOUT INAMP INAMP AOUT 5.0V BUFF BUFF BUFF OUTAMP OUTAMP 5.0V AOUT AOUT LINR LOUT LOUT LOUT LOUT 3.0V LOUT LOUT LOUT LOUT 5.0V Type
BU6610K
description
[0-7] Address bus. When 16bits mode, used. This change little endian endian mode. When low, mode little endian, when high open, mode endian. This data width. When low, data width 8bits, when high open, 16bits. possible change width dynamic every access. 16bits data bus. When 8bit mode, [0-7] used. Chip select input. active. Read input. active. Write input. active. Interrupt output. active. Clock output external microprocessor. Reset input. active. Terminal connect external crystal. When would like connect other oscillator, connect XTAL2 terminal open connection) XTAL1. [0-7] SCLK LINEINP LINEOUTP TEST TLPFI TLPFO HPFI HPFO BUF1I BUF1O BUF2I BUF2O VCOM VINO VINP VINN VOUTP VOUTN TNDO Buffer amp. Positive reference voltage. Negative reference voltage. Reference voltage. Op-amp output. Differential positive input. Differential negative input. Differential positive output. Differential inversion output. Clock generator output. General purpose terminal. Serial clock output. Serial data input terminal. Serial data output terminal. Frame timing serial terminal. ISDN line input interface. ISDN line output interface. Test terminal. Normal high. Tone generator LPF. OP-amp HPF.
SW16 [0-15] MCLK RESET XTAL1, XTAL2
BU6610K
Electrical characteristics (Unless otherwise noted, Ta=25°C, AVDD=AVDDT=AVDDSP=5.0V, VDD1=VDD2=IOVDD=3.0V, Fclk=12.288MHz)
Parameter Circuit current operation Circuit current operation Clock frequency Clock duty <Logic part> Output voltage Output voltage Input voltage Input voltage Input current Input current <Driver Receiver> VOX1 Output potential difference VOX2 VOX3 Output current limit Output impedance Output pulse width Output pulse balance Input impedance Input sensitivity <Transmit characteristic> Pulse musk Output impedance Output pulse balance Input impedance <Codec> VCOM Reference voltage Input differential voltage Input offset voltage Output differential voltage Output offset voltage Input resistance Output resistance Load resistance VDIFI VOFFI VDIFO VOFFO ROUT -100 -100 3.45 0.95 2Vref 2Vref VP-P VP-P VINP, VINN VOUTP, VOUTN VOUTP, VOUTN Vref=(VRP-VRN) VCOM Vref=(VRP-VRN) Based ITUT-I.430 Based ITUT-I.430 Based ITUT-I.430 Based ITUT-I.430 Transmit ratio=2 Transmit ratio=2 Transmit ratio=2 Transmit ratio=2 1350 1350 1500 1500 5.21 1650 2400 5.45 1800 RL=400 RL=50 RL=5.6 RL=5.6 -10.0 -10.0 +10.0 +10.0 VIL=IOVDD VIL=0.0V IOH=-0.8mA(DC) IOL=0.8mA(DC) Symbol IDD1 IDD2 Fclk Dclk Min. Typ. 12.288 50.0 Max. Unit THIGH (THIGH+TLOW) Conditions Operation current reset) Operation current reset)
BU6610K
Parameter <Transmit channel> Absolute gain Ripple band Total harmonic distortion Dynamic range Power supply rejection Cross talk <Recive channel> Absolute gain Ripple band Total harmonic distortion Dynamic range Power supply rejection Cross talk GABS RIPPL PSSR CTxRx -0.5 +0.5 F=1kHz, Vac=200mVP-P From transmit GABS RIPPL PSSR CTxRx -0.5 +0.5 F=1kHz, Vac=200mVP-P From receive Symbol Min. Typ. Max. Unit Conditions
±0.2
±0.2
BU6610K
Application circuit
VOUT
1000p
0.022µ 1000p
0.1µ
0.022µ
0.022µ 0.001µ
680p
Speaker
100k
BU6610K
2.4k
LINEIN LINEOUT
2.4k
680k 12.288MHz DATA[15 ADDRESS[7
External CODEC etc.
600p
0.1µ
BU6610K
External dimensions (Units
24.0±0.3 20.0±0.2 18.0±0.3 14.0±0.2
0.15±0.1
2.7±0.1
0.05
0.35±0.1
0.15
QFP80

ISDN layer1 controller BU6610K BU6610K ISDN layer controller

Top Searches for this datasheet

Other recent searches