S1D13503 GRAPHICS CONTROLLER S1D13503 matrix graphic controller s

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

S1D13503 GRAPHICS CONTROLLER S1D13503 matrix graphic controller s

Datasheet Thumbnail

Top Searches for this datasheet

GRAPHICS S1D13503
S1D13503 GRAPHICS CONTROLLER
S1D13503 matrix graphic controller supporting resolutions 1024x1024. capable displaying maximum simultaneous colors possible 4096 gray shades. Design flexibility allows S1D13503 interface either MC68000 family microprocessor 8/16-bit MPU/bus with minimum external logic. Static (SRAM) interface used display buffer optimized speed performance, supporting 128K bytes. power save modes, combined with operating voltages volts through volts, allow wide range applications while providing minimum power consumption.
FEATURES
Interface Display Support
compatible with S1D13502. 16-bit MC68xxx interface. 8/16-bit interface controlled READY
WAIT#) signal.
Single-panel, single-drive passive display.
Dual-panel, dual-drive passive display.
Maximum number vertical lines:
1,024 lines (single-panel, single-drive display). 2,048 lines (dual-panel, dual-drive display).
Option built-in index register direct-mapping access sixteen internal registers.
Split screen display support allowing different
images simultaneously displayed.
Memory Interface
8/16-bit SRAM interface configurations:
128K bytes using 64Kx16 SRAMs. 128K bytes using 64Kx8 SRAMs. bytes using 32Kx8 SRAMs. bytes using 8Kx8 32Kx8 SRAM. bytes using 32Kx8 SRAM. bytes using 8Kx8 SRAMs. bytes using 8Kx8 SRAM.
Virtual display support (displays images larger than
panel size through panning).
Clock Source
2-terminal crystal external oscillator.
Power Down Modes
power consumption. software power-save modes.
Package
Display Modes
Black-and-white display. bits-per-pixel, 4/16-level gray-scale display. 2/4/8 bits-per-pixel, 4/16/256-level color display.
QFP5-100-S2 package (F00A). QFP15-100-STD package (F01A).
X18A-C-002-03
GRAPHICS S1D13503
SYSTEM BLOCK DIAGRAM
CLOCK
Control
Clock
S1D13503
Digital
Flat Panel
SRAM
QFP5-100-S2 (S1D13503F00A)
QFP15-100-STD (S1D13503F01A)
CONTACT YOUR SALES REPRESENTATIVE THESE COMPREHENSIVE DESIGN TOOLS: S1D13503 Technical Manual S5U13503 Evaluation Boards Independent Software Utilities
Japan Seiko Epson Corporation Electronic Devices Marketing Division 421-8, Hino, Hino-shi Tokyo 191-8501, Japan Tel: 042-587-5812 Fax: 042-587-5564 http://www.epson.co.jp Hong Kong Epson Hong Kong Ltd. 20/F., Harbour Centre Harbour Road Wanchai, Hong Kong Tel: 2585-4600 Fax: 2827-4346
North America Epson Electronics America, Inc. River Oaks Parkway Jose, 95134, Tel: (408) 922-0200 Fax: (408) 922-0238 http://www.eea.epson.com Europe Epson Europe Electronics GmbH Riesstrasse 80992 Munich, Germany Tel: 089-14005-0 Fax: 089-14005-110
Taiwan Epson Taiwan Technology Trading Ltd. 10F, Nanking East Road Sec. Taipei, Taiwan Tel: 02-2717-7360 Fax: 02-2712-9164 Singapore Epson Singapore Pte., Ltd. Temasek Avenue #36-00 Millenia Tower Singapore, 039192 Tel: 337-7911 Fax: 334-2716
Copyright ©1997, 2001 Epson Research Development, Inc. rights reserved. Information this document subject change without notice. download this document, only your evaluating Seiko Epson/ EPSON products. modify document. Epson Research Development, Inc. disclaims representation that contents this document accurate current. Programs/Technologies described this document contain material protected under U.S. and/or International Patent laws. EPSON registered trademark Seiko Epson Corporation. Microsoft Windows registered trademarks Microsoft Corporation.
X18A-C-002-03

S1D13503 GRAPHICS CONTROLLER S1D13503 matrix graphic controller s

Top Searches for this datasheet

Other recent searches