1.8V CMOS 16-BIT BUFFER/ DRIVER WITH INVERTED 3-STATE OUTPUTS IDT
|
|
|
Top Searches for this datasheet
IDT74AUC16240 1.8V CMOS 16-BIT BUFFER/DRIVER WITH INVERTED 3-STATE OUTPUTS
1.8V CMOS 16-BIT BUFFER/ DRIVER WITH INVERTED 3-STATE OUTPUTS
IDT74AUC16240
2000V MIL-STD-883, Method 3015; 200V using machine model 200pF, 1.8V Optimized 0.8V 2.7V Operating Range Inputs/outputs tolerant 3.6V ±9mA 2.3V output drivers Supports insertion Available TSSOP, TVSOP, VFBGA packages
APPLICATIONS:
high performance, voltage communications systems high performance, voltage computing systems
This 16-bit buffer/driver built using advanced CMOS technology. AUC16240 designed specifically improve performance density 3-state memory address drivers, clock drivers, bus-oriented recievers transmitters. device used four 4-bit buffers, 8-bit buffers, 16-bit buffer. provides inverted outputs symmetrical active-low outputenable (OE) inputs. This device fully specified partial power-down applications using IOFF. IOFF circuitry disables outputs, preventing damaging current backflow through device when powered down. ensure high-impedance state during power power down, should tied through pull-up resistor; minimum value resistor determined current-sinking capability driver.
FUNCTIONAL BLOCK DIAGRAM
logo registered trademark Integrated Device Technology, Inc.
2002 Integrated Device Technology, Inc.
SEPTEMBER 2002
DSC-6166/2
IDT74AUC16240 1.8V CMOS 16-BIT BUFFER/DRIVER WITH INVERTED 3-STATE OUTPUTS
PINOUT CONFIGURATION
VFBGA
NOTE: Internal Connection
BALL VFBGA PACKAGE LAYOUT
VIEW
IDT74AUC16240 1.8V CMOS 16-BIT BUFFER/DRIVER WITH INVERTED 3-STATE OUTPUTS
CONFIGURATION
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VTERM Description Terminal Voltage with Respect (all input terminals) VTERM Terminal Voltage with Respect (any Output terminals highimpedance power-off state) VTERM Terminal Voltage with Respect (any Output terminals high state) TSTG IOUT Storage Temperature Continuous Output Current Continuous Clamp Current, Continuous Clamp Current, Continuous Current through each ±100 +150 -0.5 +3.6 -0.5 +3.6 -0.5 +3.6 Unit
NOTE: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS cause permanent damage device. This stress rating only functional operation device these other conditions above those indicated operational sections this specification implied. Exposure absolute maximum rating conditions extended periods affect reliability.
CAPACITANCE +25°C, 1.0MHz, 2.5V)
Symbol
Parameter Input Capacitance Output Capacitance Input Port Capacitance
Conditions VOUT
Typ.
Max.
Unit
COUT(2) CI(3)
NOTES: Applies Control Inputs. Applies Data Outputs. Applies Data Inputs.
FUNCTION TABLE (EACH 4-BIT BUFFER)(1)
Inputs Output
NOTE: HIGH Voltage Level Voltage Level Don't Care High-Impedance
TSSOP/ TVSOP VIEW
DESCRIPTION
Names Data Inputs 3-State Outputs Description 3-State Output Enable Inputs (Active Low)
IDT74AUC16240 1.8V CMOS 16-BIT BUFFER/DRIVER WITH INVERTED 3-STATE OUTPUTS
RECOMMENDED OPERATING CHARACTERISTICS(1)
Symbol Parameter Supply Voltage 0.8V 1.1V 1.3V Input HIGH Voltage Level 1.4V 1.6V 1.65V 1.95V 2.3V 2.7V 0.8V 1.1V 1.3V Input Voltage Level 1.4V 1.6V 1.65V 1.95V 2.3V 2.7V Input Voltage Output Voltage Active State 3-State 0.8V 1.1V HIGH Level Output Current 1.4V 1.65V 2.3V 0.8V 1.1V Level Output Current 1.4V 1.65V 2.3V 0.8V 1.3V Input Transition Rise Fall Rate Operating Free-Air Temperature 1.6V 1.95V 2.7V Test Conditions Min. 0.65 0.65 0.65 Max. 0.35 0.35 0.35 -0.7 ns/V Unit
NOTE: unused inputs device must held ensure proper operation.
ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE(1)
Following Conditions Apply Unless Otherwise Specified: Operating Conditions: -40°C +85°C
Symbol IOFF IOZH IOZL IDDL IDDH IDDZ
NOTE: unused inputs device must held ensure proper operation.
Parameter Input HIGH Current Inputs Input/Output Power Leakage High Impedance Output Current (3-State Output Pins) Quiescent Power Supply Current
Test Conditions 2.7V, 2.7V 2.7V 0.8V 2.7V
Min.
Typ.
Max.
Unit
IDT74AUC16240 1.8V CMOS 16-BIT BUFFER/DRIVER WITH INVERTED 3-STATE OUTPUTS
OUTPUT DRIVE CHARACTERISTICS
Symbol Parameter Output HIGH Voltage Test Conditions(1) 0.8V 2.7V -100µA 0.8V -0.7mA -3mA 1.1V(2) -5mA 1.4V(3) 1.65V -8mA 2.3V(5) -9mA 0.8V 2.7V 100µA 0.8V 0.7mA 1.1V(2) 1.4V 1.65V(4) 2.3V(5) Min. Typ. 0.55 0.25 Max. 0.45 Unit
Output Voltage
NOTES: must within Demonstrates operation Demonstrates operation Demonstrates operation Demonstrates operation
min. max. range shown ELECTRICAL CHARACTERISTICS table appropriate range. -40°C +85°C. nominal 1.2V. nominal 1.5V. nominal 1.8V. nominal 2.5V.
OPERATING CHARACTERISTICS, 25°C
Symbol Parameter Power Dissipation Capacitance Outputs Enabled Power Dissipation Capacitance Outputs Disabled Test Conditions 10MHz 0.8V 1.2V 1.5V 1.8V 2.5V Unit
SWITCHING CHARACTERISTICS(1)
0.8V 1.2V±0.1V Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Propagation Delay Output Enable Time Output Disable Time Typ. Min. Max. 1.5V±0.1V Min. Max. 1.8V±0.15V Min. Typ. Max. 2.5V±0.2V Min. Max. Unit
NOTE: TEST CIRCUITS WAVEFORMS. -40°C +85°C.
IDT74AUC16240 1.8V CMOS 16-BIT BUFFER/DRIVER WITH INVERTED 3-STATE OUTPUTS
TEST CIRCUITS WAVEFORMS TEST CONDITIONS(1)
Symbol VLOAD 0.8V 2xVDD VDD/2 1.2V±0.1V 2xVDD VDD/2
VLOAD Open Pulse Generator
1.5V±0.1V 2xVDD VDD/2
1.8V±0.15V 2xVDD VDD/2
2.5V±0.2V 2xVDD VDD/2
Unit
SAME PHASE INPUT TRANSITION tPLH OUTPUT tPLH tPHL tPHL
D.U.T.
VOUT OPPOSITE PHASE INPUT TRANSITION
Propagation Delay Test Circuits Outputs
DEFINITIONS: Load capacitance: includes probe capacitance. Termination resistance: should equal ZOUT Pulse Generator. NOTE: Pulse Generator Pulses: Rate 10MHz; Slew Rate 1V/ns.
ENABLE CONTROL INPUT tPZL OUTPUT SWITCH NORMALLY CLOSED tPZH OUTPUT SWITCH NORMALLY OPEN HIGH VLOAD/2
DISABLE
tPLZ
VLOAD/2
SWITCH POSITION
Test Open Drain Disable Enable Disable High Enable High Other Tests Switch VLOAD Open
tPHZ
NOTE: Diagram shown input Control Enable-LOW input Control Disable-HIGH.
Enable Disable Times
IDT74AUC16240 1.8V CMOS 16-BIT BUFFER/DRIVER WITH INVERTED 3-STATE OUTPUTS
ORDERING INFORMATION
Temp. Range Bus- Hold Family Device Type Package Grade Blank Industrial Temperature Range Very Fine Pitch Ball Grid Array Thin Shrink Small Outline Package Thin Very Small Outline Package 16-Bit Buffer/Driver with Inverted 3-State Outputs Double-Density
bus-hold 40°C +85°C
CORPORATE HEADQUARTERS 2975 Stender Santa Clara, 95054
SALES: 800-345-7015 408-727-6116 fax: 408-492-8674 www.idt.com
Tech Support: logichelp@idt.com (408) 654-6459
Other recent searches
PBA10F - PBA10F PBA10F Datasheet
NFS110 - NFS110 NFS110 Datasheet
NFS110-M - NFS110-M NFS110-M Datasheet
HMC754S8GE - HMC754S8GE HMC754S8GE Datasheet
FYL-5013IRCT - FYL-5013IRCT FYL-5013IRCT Datasheet
FYL-5013IRCT1C - FYL-5013IRCT1C FYL-5013IRCT1C Datasheet
ENA0206 - ENA0206 ENA0206 Datasheet
1633670000 - 1633670000 1633670000 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
