HYM76V4M655HG(L)T6 Series Hynix HYM76V4M655HG(L)T6 Series 4Mx64bi
|
|
|
Top Searches for this datasheet
4Mx64 bits PC100 SDRAM
HYM76V4M655HG(L)T6 Series
Hynix HYM76V4M655HG(L)T6 Series 4Mx64bits Synchronous DRAM Modules. modules composed four 4Mx16bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, 2Kbit EEPROM 8pin TSSOP package 168pin glass-epoxy printed circuit board. 0.33uF 0.1uF decoupling capacitors each SDRAM mounted PCB. Hynix HYM76V4M655HG(L)T6 Series Dual In-line Memory Modules suitable easy interchange addition 32Mbytes memory. Hyundai HYM76V4M655HG(L)T6 Series fully synchronous operation referenced positive edge clock inputs outputs synchronized with rising edge clock input. data paths internally pipelined achieve very high bandwidth.
FEATURES
PC100MHz support 168pin SDRAM Unbuffered DIMM Serial Presence Detect with EEPROM 1.00" (25.40mm) Height with double sided components Single 3.3±0.3V power supply Full page Sequential Burst device pins compatible with LVTTL interface Interleave Burst Data mask function Programmable Latency Clocks SDRAM internal banks four banks Module bank physical bank Auto refresh self refresh 4096 refresh cycles 64ms Programmable Burst Length Burst Type
ORDERING INFORMATION
Part
HYM76V4M655HGT6-8 HYM76V4M655HGT6-P HYM76V4M655HGT6-S HYM76V4M655HGLT6-8 HYM76V4M655HGLT6-P HYM76V4M655HGLT6-S
Clock Frequency
125MHz 100MHz 100MHz
Internal Bank
Ref.
Power
SDRAM Package
Plating
Normal Banks Power TSOP-II Gold
125MHz 100MHz 100MHz
This document general product description subject change without notice. Hynix Semiconductor does assume responsibility circuits described. patent licenses implied. Rev. 0.4/Dec.
PC100 SDRAM DIMM
HYM76V4M655HG(L)T6 Series
CK0, CKE0, CKE1 BA0, /RAS, /CAS, DQM0~DQM7 DQ63 SA0~2 NAME Clock Inputs Clock Enable Chip Select SDRAM Bank Address Address Address Strobe, Column Address Strobe, Write Enable Data Input/Output Mask Data Input/Output Power Supply (3.3V) Ground Clock Input Data Input/Output Address Input Write Protect Connection DESCRIPTION system clock input. other inputs registered SDRAM rising edge Controls internal clock signal when deactivated, SDRAM will states among power down, suspend self refresh Enables disables inputs except Selects bank activated during /RAS activity Selects bank read/written during /CAS activity Address RA11, Column Address Auto-precharge flag /RAS, /CAS define operation Refer function truth table details Controls output buffers read mode masks input data write mode Multiplexed data input output Power supply internal circuits input buffers Ground Serial Presence Detect Clock input Serial Presence Detect Data input/output Serial Presence Detect Address Input Write Protect Serial Presence Detect DIMM connection
Rev. 0.4/Dec.
PC100 SDRAM DIMM
HYM76V4M655HG(L)T6 Series
ASSIGNMENTS
FRONT SIDE
BACK SIDE
FRONT SIDE
BACK SIDE
NAME
DQM0 DQM1 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15
NAME
DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQM4 DQM5 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47
NAME
DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 A10/AP DQM2 DQM3 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31
NAME
*CK1 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQM6 DQM7 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63
Voltage
/RAS CKE0 /CAS CKE1
Note connected with termination (Refer Block Diagram)
Rev. 0.4/Dec.
PC100 SDRAM DIMM
HYM76V4M655HG(L)T6 Series
BLOCK DIAGRAM
Note serial resistor values 10ohms padding capacitance termination 10pF
Rev. 0.4/Dec.
PC100 SDRAM DIMM
HYM76V4M655HG(L)T6 Series
SERIAL PRESENCE DETECT
BYTE NUMBER BYTE0 BYTE1 BYTE2 BYTE3 BYTE4 BYTE5 BYTE6 BYTE7 BYTE8 BYTE9 BYTE10 BYTE11 BYTE12 BYTE13 BYTE14 BYTE15 BYTE16 BYTE17 BYTE18 BYTE19 BYTE20 BYTE21 BYTE22 BYTE23 BYTE24 BYTE25 BYTE26 BYTE27 BYTE28 BYTE29 BYTE30 BYTE31 BYTE32 BYTE33 BYTE34 BYTE35 BYTE36 BYTE62 BYTE63 BYTE64 BYTE65 FUNCTION DESCRIPTION Bytes Written into Serial Memory Module Manufacturer Total Bytes Memory Device Fundamental Memory Type Addresses This Assembly Column Addresses This Assembly Module Banks This Assembly Data Width This Assembly Data Width This Assembly (Continued) Voltage Interface Standard This Assembly SDRAM Cycle Time @/CAS Latency=3 Access Time from Clock @/CAS Latency=3 DIMM Configuration Type Refresh Rate/Type Primary SDRAM Width Error Checking SDRAM Width Minimum Clock Delay Back Back Random Column Address Burst Lenth Supported Banks Each SDRAM Device SDRAM Device Attributes, /CAS Lataency SDRAM Device Attributes, Lataency SDRAM Device Attributes, Lataency SDRAM Module Attributes SDRAM Device Attributes, General SDRAM Cycle Time @/CAS Latency=2 Access Time from Clock @/CAS Latency=2 SDRAM Cycle Time @/CAS Latency=1 Access Time from Clock @/CAS Latency=1 Minimum Precharge Time (tRP) Minimum Active Active Delay (tRRD) Minimum /RAS /CAS Delay (tRCD) Minimum /RAS Pulse Width (tRAS) Module Bank Density Command Address Signal Input Setup Time Command Address Signal Input Hold Time Data Signal Input Setup Time Data Signal Input Hold Time Superset Information (may used future) Revision Checksum Byte 0~62 Manufacturer JEDEC Code .Manufacturer JEDEC Code FUNCTION Bytes Bytes SDRAM Bank Bits LVTTL 10ns None 15.625us Self Refresh Supported None tCCD 1,2,4,8,Full Page Banks /CAS Latency=2,3 Latency=0 Latency=0 Neither Buffered Registered voltage tolerence, Burst Read Single Write, Precharge All, Auto Precharge, Early Precharge 20ns 16ns 20ns 48ns 10ns 20ns 20ns 20ns 50ns 32MB Intel 1.2A Hynix JEDED Unused 12ns 20ns 20ns 20ns 50ns 10ns VALUE NOTE
Rev. 0.4/Dec.
PC100 SDRAM DIMM
HYM76V4M655HG(L)T6 Series
Continued
BYTE NUMBER FUNCTION DESCRIPTION FUNCTION
Hynix (Korea Area) HSA(United States Area) (Europe Area) (japan Area) HSS(Singapore) Asia Area (SDRAM) (3.3V, LVTTL) DIMM) Refresh, 4Banks) (x16 based) (Hyphen)
VALUE
NOTE
BYTE72
Manufacturing Location
BYTE73 BYTE74 BYTE75 BYTE76 BYTE77 BYTE78 BYTE79 BYTE80 BYTE81 BYTE82 BYTE83 BYTE84 BYTE85 BYTE86 BYTE87 BYTE91 BYTE92 BYTE93 BYTE94 BYTE95 BYTE99 ~125 BYTE126 BYTE127 BYTE128 ~256
Manufacturer's Part Number (Component) Manufacturer's Part Number (128Mb based) Manufacturer's Part Number (Voltage Interface) Manufacturer's Part Number (Memory Width) Manufacturer's Part Number (Module Type) Manufacturer's Part Number (Data Width) .Manufacturer's Part Number (Data Width) Manufacturer's Part Number (Refresh, SDRAM Bank) Manufacturer's Part Number (Generation) .Manufacturer's Part Number (Generation) Manufacturer's Part Number (Package Type) Manufacturer's Part Number (Component Configuration) Manufacturer's Part Number (Hyphent) Manufacturer's Part Number (Min. Cycle Time) Manufacturer's Part Number Revision Code (for Component) .Revision Code (for PCB) Manufacturing Date .Manufacturing Date Assembly Serial Number Manufacturer Specific Data (may used future) System Frequency Support Intel Specification Details 100MHz Support Unused Storage Locations
Blanks Process Code Process Code Year Work Week Serial Number None 100MHz Refer Note7
Note bank address excluded Interleave Burst Type adopted ASCII adopted Basically Hynix writes Part except `HYM' Byte 73~90 limited bytes from byte byte fixed dependent connected DIMM, junction temp, CL2(3) support, Intel defined Concurrent Auto Precharge support Refer Intel Specification 1.2A Refer Hynix Site
Rev. 0.4/Dec.
PC100 SDRAM DIMM
HYM76V4M655HG(L)T6 Series
ABSOLUTE MAXIMUM RATINGS
Parameter Ambient Temperature Storage Temperature Voltage relative Voltage relative Short Circuit Output Current Power Dissipation Soldering Temperature Time TSTG VIN, VOUT VDD, VDDQ TSOLDER Symbol -1.0 -1.0 Rating Unit
Note Operation above absolute maximum rating adversely affect device reliability.
OPERATING CONDITION (TA=0 70°C)
Parameter Power Supply Voltage Input High voltage Input voltage Symbol VDD, VDDQ -0.3 VDDQ Unit Note
Note 1.All voltages referenced 2.VIH(max) acceptable 5.6V pulse width with <=3ns duration. 3.VIL(min) acceptable -2.0V pulse width with <=3ns duration.
OPERATING TEST CONDITION (TA=0 70°C, VDD=3.3±0.3V, VSS=0V)
Parameter Input High Level Voltage Input Timing Measurement Reference Level Voltage Input Rise Fall Time Output Timing Measurement Reference Level Voltage Output Load Capacitance Access Time Measurement Symbol Vtrip Voutref Value 2.4/0.4 Unit Note
Note 1.Output load measure access times equivalent gates capacitor (50pF). details, refer AC/DC output load circuit
Rev. 0.4/Dec.
PC100 SDRAM DIMM
HYM76V4M655HG(L)T6 Series
CAPACITANCE (TA=25°C, f=1MHz)
-8/P/S Parameter CKE0 Input Capacitance A0~11, BA0, /RAS, /CAS, DQM0~DQM7 Data Input Output Capacitance DQ63 Symbol CI/O Unit
OUTPUT LOAD CIRCUIT
Vtt=1.4V
RT=250
Output
Output
50pF
50pF
Output Load Circuit
Output Load Circuit
Rev. 0.4/Dec.
PC100 SDRAM DIMM
HYM76V4M655HG(L)T6 Series
CHARACTERISTICS (TA=0 70°C, VDD=3.3±0.3V)
Parameter Input Leakage Current Output Leakage Current Output High Voltage Output Voltage Symbol Min. Unit Note -4mA +4mA
Note 1.VIN 3.6V, other pins tested under 2.DOUT disabled, VOUT=0
CHARACTERISTICS
Speed Parameter Symbol Test Condition Operating Current Precharge Standby Current Power Down Mode IDD1 IDD2P IDD2PS Burst length=1, bank active tRC(min), IOL=0mA VIL(max), VIL(max), VIH(min), VIH(min), Input signals changed time during 2clks. other pins VDD-0.2V 0.2V VIH(min), Input signals stable. VIL(max), VIL(max), VIH(min), VIH(min), Input signals changed time during 2clks. other pins VDD-0.2V 0.2V VIH(min), Input signals stable. tCK(min), IOL=0mA banks active CL=3 CL=2
Unit
Note
IDD2N Precharge Standby Current Power Down Mode IDD2NS Active Standby Current Power Down Mode IDD3P IDD3PS
IDD3N Active Standby Current Power Down Mode IDD3NS Burst Mode Operating Current Auto Refresh Current Self Refresh Current
IDD4 IDD5 IDD6
tRRC tRRC(min), banks active 0.2V
Note IDD1 IDD4 depend output loading cycle rates. Specified values measured with output open Min. tRRC (Refresh cycle time) shown CHARACTERISTICS 3.HYM76V4M655HG(L)T6-8/P/S 4.HYM76V4M655HG(L)T6-8/P/S
Rev. 0.4/Dec.
PC100 SDRAM DIMM
CHARACTERISTICS operating conditions unless otherwise noted)
Parameter Symbol System Clock Cycle Time Latency Latency tCK3 tCK2 tCHW tCLW tAC3 tAC2 tCKS tCKH tOLZ tOHZ3 tOHZ2 1000 1000 1000 Latency Unit Note
HYM76V4M655HG(L)T6 Series
Clock High Pulse Width Clock Pulse Width Access Time From Clock Latency
Data-Out Hold Time Data-Input Setup Time Data-Input Hold Time Address Setup Time Address Hold Time Setup Time Hold Time Command Setup Time Command Hold Time Data Output Low-Z Time Data Output High-Z Time Latency Latency
Note 1.Assume (input rise fall time 1ns, then [(tR+tF)/2-1]ns should added parameter 2.Access times measured with input signals 1v/ns edge rate, from 0.8v 2.0v 1ns, then (tR/2-0.5)ns should added parameter
Rev. 0.4/Dec.
PC100 SDRAM DIMM
HYM76V4M655HG(L)T6 Series
CHARACTERISTICS
Parameter Symbol Operation Cycle Time Auto Refresh Delay Active Time Precharge Time Bank Active Delay Delay Write Command Data-In Delay Data-In Precharge Command Data-In Active Command Data-Out Hi-Z Data-In Mask Command Precharge Data Output Hi-Z Latency Latency tRRC tRCD tRAS tRRD tCCD tWTL tDPL tDAL tDQZ tDQM tMRD tPROZ3 tPROZ2 tPDE tSRE tREF 100K 100K 100K Unit Note
Power Down Exit Time Self Refresh Exit Time Refresh Time
Note command given tRRC after self refresh exit
Rev. 0.4/Dec.
PC100 SDRAM DIMM
HYM76V4M655HG(L)T6 Series
DEVICE OPERATING OPTION TABLE
HYM76V4M655HG(L)T6-8
Latency 125MHz(8ns) 100MHz(10ns) 83MHz(12ns) 3CLKs 2CLKs 2CLKs tRCD 3CLKs 2CLKs 2CLKs tRAS 6CLKs 5CLKs 4CLKs 9CLKs 7CLKs 6CLKs 3CLKs 2CLKs 2CLKs
HYM76V4M655HG(L)T6-P
Latency 100MHz(10ns) 83MHz(12ns) 66MHz(15ns) 2CLKs 2CLKs 2CLKs tRCD 2CLKs 2CLKs 2CLKs tRAS 5CLKs 5CLKs 4CLKs 7CLKs 7CLKs 6CLKs 2CLKs 2CLKs 2CLKs
HYM76V4M655HG(L)T6-S
Latency 100MHz(10ns) 83MHz(12ns) 66MHz(15ns) 3CLKs 2CLKs 2CLKs tRCD 2CLKs 2CLKs 2CLKs tRAS 5CLKs 5CLKs 4CLKs 7CLKs 7CLKs 6CLKs 2CLKs 2CLKs 2CLKs
Rev. 0.4/Dec.
PC100 SDRAM DIMM
HYM76V4M655HG(L)T6 Series
COMMAND TRUTH TABLE
Command Mode Register Operation Bank Active Read Read with Autoprecharge Write Write with Autoprecharge Precharge Banks Precharge selected Bank Burst Stop Auto Refresh Entry Self Refresh1 Exit Entry Precharge power down Exit Clock Suspend Entry Exit CKEn-1 CKEn
ADDR
A10/ code
Note
Note Exiting Self Refresh occurs asynchronously bringing from high Dont care, Logic High, Logic Low. =Bank Address, Address, Column Address, Opcode Operand Code, Operation
Rev. 0.4/Dec.
PC100 SDRAM DIMM
HYM76V4M655HG(L)T6 Series
PACKAGE DEMENSION
Rev. 0.4/Dec.
Other recent searches
WSN802G - WSN802G WSN802G Datasheet
PTFA240451E - PTFA240451E PTFA240451E Datasheet
CDMA2000 - CDMA2000 CDMA2000 Datasheet
OH10003 - OH10003 OH10003 Datasheet
OH003 - OH003 OH003 Datasheet
HHR150AA - HHR150AA HHR150AA Datasheet
FDW252P - FDW252P FDW252P Datasheet
BA591WS - BA591WS BA591WS Datasheet
AEN-0106 - AEN-0106 AEN-0106 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
