Hynix HYMD264726B(L)8-M/K/H/L series unbuffered 184-pin double data ra

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Hynix HYMD264726B(L)8-M/K/H/L series unbuffered 184-pin double data ra

Datasheet Thumbnail

Top Searches for this datasheet

64Mx72 bits Unbuffered SDRAM DIMM HYMD264726B(L)8-M/K/H/L
Hynix HYMD264726B(L)8-M/K/H/L series unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which organized 64Mx72 high-speed memory arrays. Hynix HYMD264726B(L)8-M/ K/H/L series consists eighteen 32Mx8 SDRAM 400mil TSOP packages 184pin glass-epoxy substrate. Hynix HYMD264726B(L)8-M/K/H/L series provide high performance 8-byte interface 5.25" width form factor industry standard. suitable easy interchange addition. Hynix HYMD264726B(L)8-M/K/H/L series designed high speed 133MHz offers fully synchronous operations referenced both rising falling edges differential clock inputs. While addresses control inputs latched rising edges clock, Data, Data strobes Write data masks inputs sampled both rising falling edges data paths internally pipelined 2-bit prefetched achieve very high bandwidth. input output voltage levels compatible with SSTL_2. High speed frequencies, programmable latencies burst lengths allow variety device operation high performance memory system. Hynix HYMD264726B(L)8-M/K/H/L series incorporates SPD(serial presence detect). Serial presence detect function implemented serial 2,048-bit EEPROM. first bytes serial data programmed Hynix identify DIMM type, capacity other information DIMM last bytes available customer.
512MB (64M Unbuffered DIMM based 32Mx8 SDRAM JEDEC Standard 184-pin dual in-line memory module (DIMM) Error Check Correction (ECC) Capability 2.5V 0.2V VDDQ Power supply inputs outputs compatible with SSTL_2 interface Fully differential clock operations /CK) with 100MHz/125MHz/133MHz addresses control inputs except Data, Data strobes Data masks latched rising edges clock Data(DQ), Data strobes Write masks latched both rising falling edges clock Data inputs centers when write (centered Data strobes synchronized with output data read input data write Programmable Latency supported Programmable Burst Length with both sequential interleave mode tRAS Lock-out function supported Internal four bank operations with single pulsed Auto refresh self refresh supported 8192refresh cycles 64ms
ORDERING INFORMATION
Part
HYMD264726B(L)8-M HYMD264726B(L)8-K HYMD264726B(L)8-H HYMD264726B(L)8-L VDD=2.5V VDDQ=2.5V
Power Supply
Clock Frequency
133MHz (*DDR266:2-2-2) 133MHz (*DDR266A) 133MHz (*DDR266B) 100MHz (*DDR200)
Interface
Form Factor
SSTL_2
184pin Unbuffered DIMM 5.25 1.25 0.15 inch
JEDEC Defined Specifications compliant
This document general product description subject change without notice. Hynix Semiconductor does assume responsibility circuits described. patent licenses implied. Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
CK0,/CK0,CK1,/CK1,CK2,/CK2 CS0, CKE0, CKE1 /RAS, /CAS, BA0, DQ0~DQ63 CB0~CB7 DQS0~DQS7 DM0~8 Description Differential Clock Inputs Chip Select Input Clock Enable Input Commend Sets Inputs Address Bank Address Data Inputs/Outputs Check Data Strobe Inputs/Outputs Data-in Mask Power Supply VDDQ VREF VDDSPD SA0~SA2 VDDID Description Power Supply Ground Reference Power Supply Power Supply E2PROM Address Inputs E2PROM Clock E2PROM Data Write Protect Flag Identification Flag Connection
ASSIGNMENT
Name VREF DQS0 DQS1 VDDQ /CK1 DQ10 DQ11 CKE0 VDDQ DQ16 DQ17 DQS2 DQ18 VDDQ DQ19 DQ32 VDDQ DQ33 DQS4 DQ34 DQ35 DQ40 Name DQ24 DQ25 DQS3 DQ26 DQ27 DQS8 Name VDDQ DQ41 /CAS DQS5 DQ42 DQ43 DQ48 DQ49 /CK2 VDDQ DQS6 DQ50 DQ51 VDDID DQ56 DQ57 DQS7 DQ58 DQ59 Name VDDQ A13* VDDQ DQ12 DQ13 DQ14 DQ15 CKE1 VDDQ BA2* DQ20 DQ21 DQ22 DQ23 DQ36 DQ37 DQ38 DQ39 DQ44 Name DQ28 DQ29 VDDQ DQ30 DQ31 VDDQ /CK0 VDDQ Name /RAS DQ45 VDDQ /CS0 /CS1 DQ46 DQ47 VDDQ DQ52 DQ53 DQ54 DQ55 VDDQ DQ60 DQ61 DQ62 DQ63 VDDQ VDDSPD
These used this module used other module 184pin DIMM family
Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
FUNCTIONAL BLOCK DIAGRAM
/CS0
DQS0
DQS1
DQ10 DQ11 DQ12 DQ13 DQ14 DQ15
/CS1
DQS4
DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39
DQS5
DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47
DQS2
DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23
DQS6
DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55
DQS3
DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31
DQS7
DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63
DQS8
Serial
Clock iring Clock Input *CK0,/CK0 *CK1,/CK1 *CK2,/CK2 SDRAMs SDRAMs SDRAMs SDRAMs VDDSPD
VREF VDDID
clock loading table/wiring diagrams
Strap:see Note
BA0-BA1 CKE1 /RAS /CAS CKE0
BA0-BA1 SDRAMs SDRAMs CKE1 SDRAMs /RAS SDRAMs /CAS SDRAMs SDRAMs SDRAMs Notes: DQ-to-I/O wiring shown recommended changed DQ/DQS/DM/CKE/S relationships must maintained shown DQS, DM/DQS resistors 22Ohms+/-5% VDDID strap connections (for memory device VDD, VDDQ) Strap :(open) VDD=VDDQ Strap (Vss) VDD= VDDQ
Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
ABSOLUTE MAXIMUM RATINGS
Parameter Ambient Temperature Storage Temperature Voltage relative Voltage relative Voltage VDDQ relative Output Short Circuit Current Power Dissipation Soldering Temperature Time TSTG VIN, VOUT VDDQ TSOLDER Symbol -0.5 -0.5 -0.5 Rating
Unit
Note Operation above absolute maximum rating adversely affect device reliability
OPERATING CONDITIONS (TA=0 Voltage referenced
Parameter Power Supply Voltage Power Supply Voltage Input High Voltage Input Voltage Termination Voltage Reference Voltage VDDQ VREF Symbol VREF 0.15 -0.3 VREF 0.04 0.49*VDDQ Typ. VREF 0.5*VDDQ VDDQ VREF 0.15 VREF 0.04 0.51VDDQ Unit Note
Note VDDQ must exceed level VDD. (min) acceptable -1.5V pulse width with duration. value VREF approximately equal 0.5VDDQ.
OPERATING CONDITIONS (TA=0 Voltage referenced
Parameter Input High (Logic Voltage, signals Input (Logic Voltage, signals Input Differential Voltage, inputs Input Crossing Point Voltage, inputs Symbol VIH(AC) VIL(AC) VID(AC) VIX(AC) 0.5*VDDQ-0.2 VREF 0.31 VREF 0.31 VDDQ 0.5*VDDQ+0.2 Unit Note
Note magnitude difference between input level input value expected equal 0.5*V transmitting device must track variations level same.
Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
OPERATING TEST CONDITIONS (TA=0 70oC, Voltage referenced
Parameter Reference Voltage Termination Voltage Input High Level Voltage (VIH, min) Input Level Voltage (VIL, max) Input Timing Measurement Reference Level Voltage Output Timing Measurement Reference Level Voltage Input Signal maximum peak swing Input minimum Signal Slew Rate Termination Resistor (RT) Series Resistor (RS) Output Load Capacitance Access Time Measurement (CL) Value VDDQ VDDQ VREF 0.31 VREF 0.31 VREF Unit V/ns
Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
CAPACITANCE (TA=25oC, f=100MHz
Parameter Input Capacitance Input Capacitance Input Capacitance Input Capacitance Input Capacitance Input Capacitance Data Input Output Capacitance Data Input Output Capacitance A12, BA0, /RAS, /CAS, CKE0, CKE1 CS0, CK0, /CK0, CK1, /CK1, CK2,/CK2 DQ63, DQS0 DQS8 Symbol CIN1 CIN2 CIN3 CIN4 CIN5 CIN6 CIO1 CIO2 Unit
Note min. max., VDDQ 2.3V 2.7V, VODC VDDQ/2, VOpeak-to-peak 0.2V Pins under test tied GND. These values guaranteed design tested sample basis only.
OUTPUT LOAD CIRCUIT
Output Zo=50
=30pF
Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
CHARACTERISTICS (TA=0 Voltage referenced
Parameter Input Leakage Current
Add, CMD, /CS, /CKE
Symbol
Min.
Unit
Note
0.76 0.76
-15.2mA +15.2mA
Output Leakage Current Output High Voltage Output Voltage
Note 3.6V, other pins tested under DOUT disabled, VOUT=0 2.7V
Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
CHARACTERISTICS (TA=0 70oC, Voltage referenced
Parameter Symbol Test Condition
bank; Active Precharge; tRC=tRC(min); tCK= tCK(min); DQ,DM inputs changing twice clock cycle; address control inputs changing once clock cycle bank; Active-Read-Precharge; Burst Length tRC=tRC(min); tCK=tCK(min); address control inputs changing once clock cycle banks idle; Power down mode; CKE=Low, tCK=tCK(min) /CS=High, banks idle; tCK=tCK(min); CKE= High; address control inputs changing once clock cycle. VIN=VREF bank active; Power down mode; CKE=Low, tCK=tCK(min) /CS=HIGH; CKE=HIGH; bank; ActivePrecharge; tRC=tRAS(max); tCK=tCK (min); inputs changing twice clock cycle; Address other control inputs changing once clock cycle Burst=2; Reads; Continuous burst; bank active; Address control inputs changing once clock cycle; tCK=tCK(min); IOUT=0mA Burst=2; Writes; Continuous burst; bank active; Address control inputs changing once clock cycle; tCK=tCK(min); inputs changing twice clock cycle tRC=tRFC(min) 8*tCK DDR200 100Mhz, 10*tCK DDR266A DDR266B 133Mhz; distributed refresh CKE=<0.2V; External clock =tCK(min) Normal Power
2970 2835
Speed
Unit Note
Operating Current
IDD0
1620
1485
1485
1350
Operating Current
IDD1
1620
1485
1485
1350
Precharge Power Down Standby Current
IDD2P
Idle Standby Current
IDD2F
Active Power Down Standby Current
IDD3P
Active Standby Current
IDD3N
1080
Operating Current
IDD4R
2070
1845
1845
1710
Operating Current
IDD4W
2160
2025
2025
1890
Auto Refresh Current
IDD5
2160
2025
2025
1890
2835 2700
Self Refresh Current Operating Current Four Bank Operation
IDD6
IDD7
Four bank interleaving with Refer following page detailed test condition
Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
CHARACTERISTICS operating conditions unless otherwise noted)
DDR266(2-2-2) Parameter Cycle Time Auto Refresh Cycle Time Active Time Active Read with Auto Precharge Delay Address Column Address Delay Active Active Delay Column Address Column Address Delay Precharge Time Write Recovery Time Write Read Command Delay Auto Precharge Write Recovery Precharge Time System Clock Cycle Time tDQSCK tDQSQ tQHS 0.45 0.45 -0.75 -0.75 -tQHS (tCL,tCH) 0.55 0.55 0.75 0.75 0.75 0.45 0.45 -0.75 -0.75 tHPmin -tQHS (tCL,tCH) 0.55 0.55 0.75 0.75 0.75 0.45 0.45 -0.75 -0.75 tHPmin -tQHS (tCL,tCH) 0.55 0.55 0.75 0.75 0.75 0.45 0.45 -0.8 -0.8 tHPmin -tQHS (tCL,tCH) 0.55 0.55 0.75 Symbol tRFC tRAS tRAP tRCD tRRD tCCD tWTR tDAL
(tWR/tCK) (tRP/tCK)
DDR266A
(tWR/tCK) (tRP/tCK)
DDR266B
(tWR/tCK) (tRP/tCK)
DDR200
Unit Note
120K
120K
120K
(tWR/tCK) (tRP/tCK)
120K
Clock High Level Width Clock Level Width Data-Out edge Clock edge Skew DQS-Out edge Clock edge Skew DQS-Out edge Data-Out edge Skew Data-Out hold time from Clock Half Period Data Hold Skew Factor Valid Data Output Window Data-out high-impedance window from Data-out low-impedance window from
tQH-tDQSQ -0.75 -0.75 0.75 0.75
tQH-tDQSQ -0.75 -0.75 0.75 0.75
tQH-tDQSQ -0.75 -0.75 0.75 0.75
tQH-tDQSQ -0.8 -0.8
Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
CHARACTERISTICS operating conditions unless otherwise noted)
DDR266(2-2-2) Parameter Input Setup Time (fast slew rate) Input Hold Time (fast slew rate) Input Setup Time (slow slew rate) Input Hold Time (slow slew rate) Input Pulse Width Write High Level Width Write Level Width Clock First Rising edge DQS-In Data-In Setup Time DQS-In Data-in Hold Time DQS-In Input Pulse Width Read Preamble Time Read Postamble Time Write Preamble Setup Time Write Preamble Hold Time Write Postamble Time Mode Register Delay Exit Self Refresh Execute Command Average Periodic Refresh Interval Note This calculation accounts tDQSQ(max), pulse width distortion on-chip circuit jitter. Data sampled rising edges clock A0~A12, BA0~BA1, CKE, /CS, /RAS, /CAS, /WE. command/address input slew rate >=1.0V/ns command/address input slew rate >=0.5V/ns <1.0V/ns This derating table used increase tIS/tIH case where input slew-rate below 0.5V/ns. Input Setup Hold Slew-rate Derating Table. Input Setup Hold Slew-rate V/ns Delta +100 Delta Symbol tIPW tDQSH tDQSL tDQSS tDIPW tRPRE tRPST tWPRES tWPREH tWPST tMRD tXSC tREFI 0.35 0.35 0.72 1.75 0.25 1.28 15.6 0.35 0.35 0.75 1.75 0.25 1.25 15.6 0.35 0.35 0.75 1.75 0.25 1.25 15.6 0.35 0.35 0.75 0.25 1.25 15.6 6,7, 11~13 6,7, 11~13 2,3,5,6 2,3,5,6 2,4,5,6 2,4,5,6 DDR266A DDR266B DDR200
Unit Note
continued
Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
slew rates >=1.0V/ns These parameters quarantee device timing, they necessarily tested each device, they quaranteed design tester correlation. Data latched both rising falling edges Data Strobes(LDQS/UDQS) LDM/UDM. Minimum cycles stable input clocks after Self Refresh Exit command, where held high, required complete Self Refresh Exit lock internal circuit SDRAM. (tCL, tCH) refers smaller actual clock time actual clock high time provided device (i.e. this value greater than minimum specification limits tCH). minimum half clock period given cycle defined clock high clock (tCH, tCL). tQHS consists tDQSQmax, pulse width distortion on-chip clock circuits, data skew output pattern effects p-channel n-channel variation output drivers. This derating table used increase tDS/tDH case where input slew-rate below 0.5V/ns. Input Setup Hold Slew-rate Derating Table. Input Setup Hold Slew-rate V/ns Delta +150 Delta +150
Setup/Hold Plateau Derating. This derating table used increase tDS/tDH case where input level flat below VREF +/-310mV duration 2ns. Input Level +280 Delta Delta
Setup/Hold Delta Inverse Slew Rate Derating. This derating table used increase tDS/tDH case where slew rates differ. Delta Inverse Slew Rate calculated (1/SlewRate1)-(1/SlewRate2). example, slew rate 1=0.5V/ns Slew Rate2 0.4V/n then Delta Inverse Slew Rate -0.5ns/V. (1/SlewRate1)-(1/SlewRate2) ns/V +/-0.25 Delta +100 Delta +100
DQS, input slew rate specified prevent double clocking data preserve setup hold times. Signal transi tions through region must monotonic. tDAL (tDPL (tRP each terms above, already integer, round next highest integer. equal actual system clock cycle time. Example: DDR266B CL=2.5 tDAL (2.00) (2.67) Round each non-integer next highest integer: (3), tDAL clock parts which internal lockout circuit, Active Read with Auto precharge delay should tRAS BL/2 tCK. transitions occur same access time windows valid data trasitions. These parameters referenced specific voltage level specify when device output longer driving (HZ), begins driving (LZ).
Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
SIMPLIFIED COMMAND TRUTH TABLE
Command Extended Mode Register Mode Register Device Deselect Operation Bank Active Read Read with Autoprecharge Write Write with Autoprecharge Precharge Banks Precharge selected Bank Read Burst Stop Auto Refresh Entry Self Refresh Exit Precharge Power Down Mode Entry Exit Active Power Down Mode (Clock Suspend) Entry Exit CKEn-1 CKEn /RAS /CAS
ADDR
A10/ code code
Note
H=Logic High Level, L=Logic Level, X=Don't Care, V=Valid Data Input, Code=Operand Code, NOP=No Operation Note LDM/UDM states Don't Care. Refer below Write Mask Truth Table. Code(Operand Code) consists A0~A12 BA0~BA1 used Mode Registering duing Extended MRS. Before entering Mode Register mode, banks must precharge state command issued after period from Prechagre command. Read with Autoprecharge command detected memory component CK(n), then there will command presented activated bank until CK(n+BL/2+tRP). Write with Autoprecharge command detected memory compoment CK(n), then there will command presented activated bank until CK(n+BL/2+1+tDPL+tRP). Last Data-In Prechage delay(tDPL) which also called Write Recovery Time (tWR) needed guarantee that last data been completely written. A10/AP High when Precharge command being issued, BA0/BA1 ignored banks selected precharged.
Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
PACKAGE DIMENSIONS
Front
133.35 5.25 131.35 5.171 128.95 5.077 (2X)4.00 .157 31.75 1.250 10.0 .394 0.098 17.80 0.700 2.30 0.91
Back
Side
4.00 0.157MAX
(Front)
1.27+/-0.10 0.050+/-0.004
Rev. 0.1/Oct.
SERIAL PRESENCE DETECT
SPECIFICATION
(64Mx72 Unbuffered DIMM)
Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
SERIAL PRESENCE DETECT
Byte# Function Description Number Bytes written into serial memory module manufacturer Total number Bytes device Fundamental memory type Number address this assembly Number column address this assembly Number physical banks DIMM Module data width Module data width (continued) Module voltage Interface levels(VDDQ) SDRAM cycle time Latency=2.5(tCK) SDRAM access time from clock CL=2.5 (tAC) Module configuration type Refresh rate type Primary SDRAM width Error checking SDRAM data width Minimum clock delay back-to-back random column address(tCCD) Burst lengths supported Number banks each SDRAM latency supported latency latency SDRAM module attributes SDRAM device attributes General SDRAM cycle time CL=2.0(tCK) SDRAM access time from clock CL=2.0(tAC) SDRAM cycle time CL=1.5(tCK) SDRAM access time from clock CL=1.5(tAC) Minimum precharge time(tRP) Minimum activate active delay(tRRD) Minimum delay(tRCD) Minimum active precharge time(tRAS) Module density Command address signal input setup time(tIS) Command address signal input hold time(tIH) Data signal input setup time(tDS) Data signal input hold time(tDH) Minimum active auto-refresh time tRC) Minimum auto-refresh active/auto-refresh command period(tRFC) Maximum cycle time (tCK max) Maximim DQS-DQ skew time(tDQSQ) Maximum read data hold skew factor(tQHS) Revision code Checksum Bytes 0~62 0.9ns 0.9ns 0.5ns 0.5ns 60ns 75ns 12ns 0.5ns 0.75ns 15ns 15ns 15ns 45ns 20ns 15ns 20ns 45ns 0.9ns 0.9ns 0.5ns 0.5ns 65ns 75ns 12ns 0.5ns 0.75ns 7.5ns 7.5ns +/-0.75ns 7.8us Self refresh 2,4,8 Banks Differential Clock Input +/-0.2Voltage tolerance, Concurrent Auto Precharge tRAS Lock 7.5ns 7.5ns +/-0.75ns 20ns 15ns 20ns 45ns 0.9ns 0.9ns 0.5ns 0.5ns 65ns 75ns 12ns 0.5ns 0.75ns 20ns 15ns 20ns 50ns 1.1ns 1.1ns 0.6ns 0.6ns 70ns 80ns 12ns 0.6ns 0.75ns 10ns 10ns +/-0.8ns
Sort
Function Supported Hexa Value 8.0ns +/-0.8ns 7.5ns Note
Bytes Bytes SDRAM 2Bank Bits SSTL 2.5V
256MB
36~40 Reserved VCSDRAM
Undefined
46~61 Superset information(may used future)
Undefined Initial release
Rev. 0.1/Oct.
HYMD264726B(L)8-M/K/H/L
SERIAL PRESENCE DETECT
Byte 65~71 Function Description Manufacturer JEDEC Code Manufacturer JEDEC Code Function Supported Hynix(Korea Area) HSA(United States Area) HSE(Europe Area) HSJ(Japan Area) Singapore Asia Area Blank 6(8K refresh,4Bank) Blank Undefined Undefined Hexa Value
continued
Note
Hynix JEDEC
Manufacturing location
88~90 95~98 99~127
Manufacture part number(Hynix Memory Module) Manufacture part number(Hynix Memory Module) Manufacture part number(Hynix Memory Module) Manufacture part number (DDR SDRAM) Manufacture part number(Memory density) Manufacture part number(Module Depth) Manufacture part number(Module Depth) Manufacture part number(Module type) Manufacture part number(Data width) -Manufacture part number(Data width) Manufacture part number(Refresh, Bank.) Manufacture part number(Component Generation) Manufacture part number(Component configuration) Manufacture part number(Hyphen) Manufacture part number(Minimum cycle time) Manufacture part number(T.B.D) Manufacture revision code(for Component) Manufacture revision code (for PCB) Manufacturing date(Year) Manufacturing date(Week) Module serial number Manufacturer specific data (may used future)
128~255 Open customer Note bank address excluded These value based component specification These bytes programmed code date week date year These bytes apply Hynix's Module Serial Number system These bytes undefined coded `00h' Refer Hynix site
Byte 85~86, power part
Byte Function Description Manufacture part number(Low power part) Manufacture part number(Component configuration) Function Supported Hexa Value Note
Rev. 0.1/Oct.

Hynix HYMD264726B(L)8-M/K/H/L series unbuffered 184-pin double data ra

Top Searches for this datasheet

Other recent searches