Manual RTC-8563 SA/JE pursuit "Saving" Technology ,Epson ele

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Manual RTC-8563 SA/JE pursuit "Saving" Technology ,Epson ele

Datasheet Thumbnail

Top Searches for this datasheet

MQ292-04
Manual
RTC-8563 SA/JE
pursuit "Saving" Technology ,Epson electronic device. Lineup semiconductors, Liquid crystal displays quartz devices assists creating products customers' dreams. Epson energy savings.
NOTICE
part this material reproduced duplicated form means without written permission Seiko Epson. Seiko Epson reserves right make changes this material without notice. Seiko Epson does assume liability kind arising inaccuracies contained this material application product circuit and, further, there representation that this material applicable products requiring high level reliability, such medical products. Moreover, license intellectual property rights granted implication otherwise, there representation warranty that anything made accordance with this material will free from patent copyright infringement third party. This material portions thereof contain technology subject relating strategic products under control Foreign Exchange Foreign Trade Japan require export license from Ministry international Trade industry other approval from another government agency.
8563 SA/JE
CONTENTS
Overview Block diagram Terminal description.
3.1. Terminal connections. 3.2. Terminal functions
Absolute maximum ratings Recommended operating conditions Frequency characteristics Electrical characteristics.
7.1. electrical characteristics 7.2. electrical characteristics.
8.1. Register table. 8.2. Register description 8.2.1. Control register 8.2.2. Control register 8.2.3. Clock calendar registers, century 8.2.4. Alarm registers 8.2.5. CLKOUT frequency selection timer registers 8.3. Access procedure 8.3.1. Characteristic C-BUS 8.3.2. transfer 8.3.3. Start condition stop condition 8.3.4. Slave address 8.3.5. System structure. 8.3.6. Acknowledge 8.3.7. C-BUS protocol 8.4. About power interruption resume. 8.5. Typical connection micro computers
External dimensions Marking layout
9.1. External dimensions. 9.2. Marking layout.
Reference data. Application notes.
11.1. Notes handling. 11.2. Notes packaging
8563 SA/JE I2C-Bus Interface
8563 SA/JE
Built-in crystal oscillator running 32.768 Compliant with high-speed specifications Equipped with alarm, timer, frequency output 32.768 kHz, 1024 features Inclusion century enable correct date even after year 2000 Wide range interface voltage between Wide range clock voltage between power consumption Typ.) C-BUS trademark PHILIPS ELECTRONICS N.V.
Overview
This module serial interface real time clock that built-in crystal oscillator. module offers many functions such calendar clock, alarm, timer. them controlled with lines interface. Also, regular frequency output selected from programs. Because this module multiple features packaged same surface, ideally suited applications such mobile phones, handy terminals other small electronic systems.
Block diagram
32.768 CRYSTAL Voltage Detector
Control Control Seconds Minutes Hours
CLKOUT
DIVIDER
Days Weekdays Month Century Years
C-BUS INTERFACE
CONTROL LOGIC
Minutes Alarm Hour Alarm Alarm Weekday Alarm CLKOUT frequency
ADDRESS REGISTER
Timer Control Timer
Page
8563 SA/JE Terminal description
3.1. Terminal connections
8563
N.C.
8563
CLKOUT
N.C. N.C.
N.C.
N.C. N.C. N.C.
N.C.
N.C. N.C. N.C.
CLKOUT
(GND)
VSOJ
N.C. N.C. N.C. N.C. N.C. N.C. N.C. N.C. N.C. N.C.
3.2. Terminal functions Signal 8563JE 8563SA name
SOP-14pin
Input
Signal description
VSOJ-20pin
CLKOUT
N.C. (GND)
1,4,6,8,9, 10,12,13
1-3,11-20
input serial clock. This synchronizes with serial clock input/output address, data, acknowledge bit, etc. open-drain output Bi-Directional mode. sure appropriate pull-up resistors according capacitance signal lines. This connects ground. This outputs interrupt signal such alarm timer. Output open-drain terminal. This connects power source. This outputs frequency (32.768kHz ,1024 selected program. open-drain terminal. When initial power supplied (power supply starting from Output power-on reset function causes 32.768 output. When output stops, CLKOUT goes LOW. This connected internally. sure connect using OPEN, VDD. RTC-8563JE( VSOJ-20pin only, eighth same voltage level GND. sure connect externally.
sure connect filter capacity least closely between GND.
Page
8563 SA/JE Absolute maximum ratings
Parameter
Supply Voltage Supply Voltage Input Voltage Output Voltage Input Current Output Current Storage Temperature Range Soldering conditions GND=0
Symbol
TSTG TSOL
Condition
Between Input CLKOUT, /INT
Min.
-0.5 GND-0.5 GND-0.5
Max.
+6.5 +0.5 +0.5
Unit
Stored bare product +125 after unpacking Max. times under seconds below temperature +260 minutes below temperature +230 GND=0
Recommended operating conditions
Parameter
Supply voltage range Clock voltage range Operating temperature range
Symbol
Condition
C-BUS access condensation
Min.
VLOW
Max.
Unit
GND=0
TOPR
Frequency characteristics
Parameter Symbol Condition Max.
Unit
10-6 10-6 10-6 10-6 year
Frequency precision =3.0 Frequency voltage characteristics Frequency temperature characteristics Reference Oscillation startup-up time tSTA Aging first year Equivalent minute monthly deviation. excluding offset
Max. -120 Max. Max.
Electrical characteristics
7.1. electrical characteristics Parameter
Power current (during access) Power current (not during access) Power current (not during access) (CLKOUT=32.768 kHz, LOAD input voltage input voltage output voltage output current output current Leakage current voltage detection specifically indicated, GND=0 VDD=1.8
Symbol
IDDO
Condition
fSCL=400 fSCL=100 fSCL=0 VDD=5.0 fSCL=0 VDD=3.0 fSCL=0 VDD=2.0 fSCL=0 VDD=5.0 fSCL=0 VDD=3.0 fSCL=0 VDD=2.0
Min.
Typ.
Max.
Unit
IDD32K (SDA) (/INT) CLKOUT (CLKOUT) VLOW
VOL=0.4 VDD=5 VOL=0.4 VDD=5 VOL=0.4 VDD=5 VO=VDD
Page
8563 SA/JE
7.2. electrical characteristics Parameter
clock frequency Tolerance spike time Start condition set-up time Start condition hold time time time rise time fall time Data set-up time Data hold time Stop condition set-up time Timing chart
START CONDITION
specifically indicated, GND=0 VDD=1.8
Symbol
fSCL tSU; tHD; tLOW tHIGH tSU; tHD; tSU;
Condition
Min.
Typ.
Max.
Unit
Protocol
(A7)
(A6)
(R/W)
STOP CONDITION
tSU;STA
tLOW
tHIGH
1/fSCL
tBUF
tHD;STA tSU;DAT tHD;DAT tSU;STO
Note access time between START START condition between START STOP condition this device must less than second.
Page
8563 SA/JE
8.1. Register table Address Function
Notes When power turned initially, bits cleared Also, bits because other register values other bits unknown, always make their initial settings. When doing make settings date time that impossible. guarantee proper operation clock such settings. While there address setting test mode, test mode special operation mode that used EPSON testing devices. sure test mode, operations device will guaranteed. Therefore, careful when access address sure address 00,01 (Control1,2) zero. count data address through through format. Write possible, read-out value fixed. sure mask after read out. Control Control Seconds Minutes Hours Days Weekdays Months Century Years Minute Alarm Hour Alarm Alarm Weekday Alarm CLKOUT frequency Timer control Timer
TEST
STOP
TEST
8.2. Register description
8.2.1. Control register Address TEST TEST bits testing devices. Therefore sure them zeros. they accidentally they immediately modify clock data result abnormal time. STOP When this becomes zero, device's time function operates. When internal count down chain goes into zero clear state. cleared together with time reporting, time adjusted accurately second. output CLKOUT, STOP doesn't affect frequency output 32768 Hz.But output stops time frequency setting except 32768 STOP Function Control TEST STOP TEST
Page
8563 SA/JE
8.2.2. Control register Address Function Control
TI/TP Interrupt Signal Output Mode Select. Interrupt Periodic this when timer counts down single operation mode becomes zero, sets flag then stops. this when timer repeat mode becomes zero, sets flag, furthermore reload initial value repeat count down. long flag cleared, maintained. Alarm Flag This flag which goes into state when alarm occurs. Timer Flag This flag which goes into state when timer counts down within specified cycle becomes zero. Alarm Interrupt Enable This determines whether output alarm flag state /INT pin. When AF=1 then /INT becomes LOW. When information output /INT pin. Timer Interrupt Enable This determines whether output Timer flag state /INT pin. When TF=1 then /INT becomes LOW. When information output /INT pin. (Note) /INT outputs logical respective signal alarm interrupt timer interrupt. When interrupt occurs, AF/TF flag read out. Therefore, sure check which interrupt event occurred.When alarm timer both prohibited /INT will become active. hardware interrupts cannot used system constraints, after above setup, sure software monitor interrupt flags 8.2.3. Clock calendar registers, century Address Function Seconds Minutes Hours Days Weekdays Months Century Years
data time impossible values, clock cannot operate correctly. Therefore attention when handling them. Voltage This detecting voltage. When power source's voltage drops below VLOW[V]*, this flag After initial power-on, this flag after recovery from backup state, this means during backup power low, data need initialized. this intended detect situation when decreasing slowly example under battery operation. other words, chattering doesn't detect However, because this write cleared regardless data, before performing write this register, sure read value. description electrical characteristics.
VL="1" VL="0" VL="1"
VLOW GND=0
VL="1" result initial supply power When power supply voltage dropping remains with change When power supply voltage dropping below becomes "1". value need zero cleared (1).
Page
8563 SA/JE
Century This indicates change century. When year digit data overflows from this set. presetting while still 20th century, will year 2000, fact first year century should 2001. Weekdays registers Example allotment day. Address Function Week
Weekdays
8.2.4. Alarm registers Address This alarm control bit. There each register minute alarm, hour alarm, alarm, week alarm. When this appropriate register will have alarm unconditionally regardless data, this device regarded have circuitry working. When hour digit data set, alarm will occur specified minute regardless date time. other words alarm will occur specified minute every hour. Similarly, when minute hour alarm occurs specified date. Therefore, combining them this highly versatile alarm set. When bits alarm will occur. Additional information alarm function: Even when alarm turned long time, this device clears flag when alarm occurs once, more further alarm will occur under same condition. This means same when alarm condition met, once alarm flag cleared alarm becomes unmatched alarm will occur unless condition met. Therefore, take note this when using flag. Function Minute Alarm Hour Alarm Alarm Weekday Alarm
8.2.5. CLKOUT frequency selection timer registers Address Function CLKOUT frequency Timer control Timer
Frequency output Output frequency 32768 1024 Timer control Timer source clock 4096 second minute above setting, count down rate timer selected. When register timer count down starts, stops when becomes register data counts down frequency when becomes zero set. When register read, data during count down read out. above setting, output frequency CLKOUT selected. Output possible when register (When stops, CLKOUT goes LOW.)
Timer register sets initial value timer's count down. format binary.
Page
8563 SA/JE
8.3. Access procedure
8.3.1. Characteristic C-BUS C-BUS bi-directional interface that uses lines. This interface signal lines, which (data line) (clock line). Both these lines connected line pull-up registers. ports must open drain open collector C-BUS order able connect multiple devices this using AND-connection. 8.3.2. transfer data transfer executed each clock pulse line. When device transmits data, data change should executed while line LOW. When device receives data, data should taken while HIGH. 8.3.3. Start condition stop condition When C-BUS interfacing, control lines keep HIGH. When changes from HIGH LOW, this defined start condition. After that, actual data transfer executed. When HIGH when changes from HIGH, this defined stop condition.
Start condition
Stop condition
8.3.4. Slave address C-BUS devices have chip select pins with usual logic devices. C-BUS devices have fixed unique device number each device built into them. chip selection C-BUS executed when communication starts this device number sent from C-BUS slave address. receiving device responds communication only matches slave address. slave address 7-bit data which made 4-bit fixed data (group 3-bits data (group RTC-8563, data group 1010 group 001.
RTC-8563 slave address
Group
Group
During actual data transmission, transmitted data contains both slave address 8-bit data with added (read/write) bit.
Slave address
when write mode when read mode
Page
8563 SA/JE
8.3.5. System structure master defined device that controls interfacing messages, slave defined device which controlled master. transmitter defined device transmitting messages,and receiver defined receiving messages. case RTC-8563, controllers such masters RTC-8563 slave. Each device transmitter receiver.
Master
Transmitter Receiver
Slave
Transmitter Receiver
Master
Transmitter Receiver
Slave
Transmitter Receiver
etc. 8.3.6. Acknowledge
8563
Other PC-BUS devices
There limit byte size data transmitted between start stop conditions. each byte during interfacing, receiver (receiving end) generates acknowledge transmitter (sending end) confirm that received data. Because acknowledge active, transmitter sets line HIGH, sends clock pulse acknowledge bit. receiver correctly receive 8-bit data from transmitter, will line when clock last finished. Because C-BUS lines pulled-up, line transmitter also turns LOW. this moment, transmitter checks that acknowledge returned, then continues send next data. When clock pulse acknowledge finished, receiver turns line HIGH (release) prepares receive next data. When master device acting transmitter acknowledge confirmed from receiver, next data sent/received stop condition generated, possible terminate communication normally. When master device acting receiver acknowledge sent "1", possible terminate communication normally stop condition generated.
Page
8563 SA/JE
8.3.7. C-BUS protocol following section describes communications procedure where master slave RTC-8563. Procedure write specified address RTC-8563 auto increment function address. After initial address set, only data continues sent, receiving address 8563 incremented byte. procedure follows: sends start condition. sends slave address 8563 bit, write mode. Confirm acknowledge from 8563. sends write address 8563. Confirm acknowledge from 8563. sends data write address specified step (4). Confirm acknowledge from 8563. necessary repeat steps (7). address will automatically incremented internally 8563. sends stop condition.
Slave address Acknowledge from 8563 Address Data Data
Procedure read specified address According write mode, after address read written, read mode actual data read. procedure follows: sends start condition. sends slave address 8563 bit, write mode. Confirm acknowledge from 8563. sends address read from 8563. Confirm acknowledge from 8563. sends start condition (stop condition sent.) sends slave address 8563 bit, read mode. Confirm acknowledge from 8563.(From here acts receiver 8563 transmitter.) Data address specified step sent from 8563. (10) sends acknowledge 8563. (11) necessary repeat steps (10). read address will automatically incremented internally 8563. (12) sends stop condition.
Slave address Acknowledge from 8563 Address Slave address Acknowledge from Data (10) (11) Data (12) (13)
Read procedure without specified address Immediately after read mode data read. this case, address address when previous access ended, plus procedure follows: sends start condition. sends slave address 8563 bit, read mode. Confirm acknowledge from 8563.(From here acts receiver 8563 transmitter.) Data last address previous access plus sent from 8563. sends acknowledge 8563. necessary repeat steps (5). read address will automatically incremented internally 8563. sends acknowledge "1". sends stop condition.
Slave address Acknowledge from 8563 Acknowledge from Data Data
Page
8563 SA/JE
8.4. About power interruption resume
make sure 32.768 clock impulse output immediately after power supplied, this device comes with built-in power-on reset circuitry. order that each circuitry sequence power-on synchronized operation, device designed that oscillation signal from built-in crystal oscillator enables synchronization. power-on reset results logical initialization each register, well supply stable power analog circuitry such oscillation circuitry voltage detection circuitry. Therefore, sure enables power supply that power-on reset definitely operate. takes about seconds from when built-in crystal oscillator stops oscillation when power supplied stable oscillation begins. During this period after power supplied, internal device initialized. power supplied again within this seconds, power-on reset function work normally. Specifically, 32.768 clock impulse output will stop, serial interface will into reset hold state that access possible. make sure power reset definitely performed, sure re-supply power device following conditions below. sure leave seconds more between power-off power-on. tRES=2sec (MIN) power-off mentioned above refers state where 0.5V less. momentary power shortage occurs that device fails operate normally, sure re-supply power.
Momentary power shortage occurs Unstable operation Normal operation
tRES
tRES
0.5V
When changes from initial power supply, device operates with problems. device also operates with problems when returns from backup state. When momentary power shortage occurs where returns from below within seconds, device operate normally. case communication with device becomes possible after power re-supplied, this likely because power-on reset cannot work normally. this happens, re-supply power following conditions above.
Page
8563 SA/JE
8.5. Typical connection micro computers
C-BUS Master
RTC-8563
SLAVE ADRS 1010001
Pull Registor
C-BUS device
Page
8563 SA/JE External dimensions Marking layout
9.1. External dimensions 8563 SOP-14pin
External dimensions
10.1
Recommended soldering pattern
0.15 0.05 Min. 1.27 1.27 7.62
0.35
1.27
Unit
8563 VSOJ-20pin
External dimensions
Recommended soldering pattern
(0.75) 0.65
0.35
(0.75) Max. Min.
0.65 5.85
0.22
0.65
0.12
Unit
cylinder liquid crystal oscillator seen this area (back front), affect performance device.
9.2. Marking layout 8563 SOP-14pin
Type
R8563
Logo Production
8563 VSOJ-20pin
Type
R8563
Symbol mark
Production
Contents displayed indicate general markings display, standards fonts, sizes positioning.
Page
8563 SA/JE Reference data
(1)Example frequency temperature characteristics
10-6
[Finding frequency stability] Frequency temperature characteristics approximated using following equations. Frequency deviation temperature Coefficient secondary temperature -0.035±0.005 Ultimate temperature (+25±5 temperature determine overall clock accuracy, frequency precision voltage characteristics. f/fo Clock accuracy (stable frequency) temperature voltage. Frequency precision f/fo Frequency deviation temperature. Frequency deviation voltage. find date difference Date Difference 86400(Sec) example: 11.574 error approximately second/day.
Typ. -0.035 10-6 Typ.
Frequency
-100
-150
+100
Temperature [°C]
Example frequency voltage characteristics
Condition Frequency reference, Ta=+25
Supply Voltage VDD[V]
Current voltage consumption characteristics
Condition fSCL=0 Ta=+25 Current consumption [µA]
IDD32k [µA] CLKOUT=32.768
[µA] CLKOUT=OFF
Supply Voltage VDD[V]
Page
8563 SA/JE Application notes
11.1. Notes handling
This module uses C-MOS realize power consumption. Carefully note following cautions when handling. Static electricity While this module built-in circuitry designed protect against electrostatic discharge, chip could still damaged large discharge static electricity. Containers used packing transport should constructed conductive materials. addition, only soldering irons, measurement circuits, other such devices which leak high voltage should used with this module, which should also grounded when such devices being used. Noise signal with excessive external noise applied power supply input pins, device malfunction "latch up." order ensure stable operation, connect filter capacitor (preferably ceramic) greater that 0.1F close possible power supply pins (between GNDs). Also, avoid placing device that generates high level electronic noise near this module. connect signal lines shaded area figure shown Fig. and, possible, embed this area land. Voltage levels input pins When input pins mid-level, this will cause increased current consumption reduced noise margin, impair functioning device. Therefore, much possible apply voltage level close GND. Handling unused pins Since input impedance input pins extremely high, operating device with these pins open circuit state lead unstable voltage level malfunctions noise. Therefore, pull-up pull-down resistors should provided unused input pins.
11.2. Notes packaging
Soldering temperature conditions temperature within package exceeds +260, characteristics crystal oscillator will degraded damaged. Therefore, always check mounting temperature before mounting this device. Also, check again mounting conditions later changed. Fig. soldering conditions products. Mounting equipment While this module used with general-purpose mounting equipment, internal crystal oscillator damaged some circumstances, depending equipment conditions. Therefore, sure check this. addition, mounting conditions later changed, same check should performed again. Ultrasonic cleaning Depending usage conditions, there possibility that crystal oscillator will damaged resonance during ultrasonic cleaning. Since conditions under which ultrasonic cleaning carried (the type cleaner, power level, time, state inside cleaning vessel, etc.) vary widely, this device warranted against damage during ultrasonic cleaning. Mounting orientation This device damaged mounted wrong orientation. Always confirm orientation device before mounting. Leakage between pins Leakage between pins occur power turned while device condensation dirt Make sure device clean before supplying power Fig. Example Pattern 8563
SOP-14pin
Fig. Soldering Conditions Products Reflow Profile
Temperature[ +240 Max. +235 +200
8563
VSOJ-20pin
+150
Time[
Page
Application Manual
Distributor
AMERICA EPSON ELECTRONICS AMERICA, INC.
HEADQUARTER 1960 East Grand Avenue, Segundo, 90245 U.S.A. Phone (1)310-955-5300 (1)310-955-5400 SALES OFFICE River Oaks Parkway Jose, 95134, U.S.A. Phone (1)408-922-0200 (1)408-922-0238
EUROPE EPSON EUROPE ELECTRONICS GmbH
HEADQUARTER Riesstrasse 80992 Munich Germany Phone: (49)-(0)89-14005-0 Fax: (49)-(0)89-14005-110 GERMANY SALES OFFICE Altstadtstrasse 176, 51379 Leverkusen Germany Phone (49)-(0)2171-5045-0 Fax: (49)-(0)2171-5045-10 UNITED KINGDOM BRANCH OFFICE Unit 2.4, Doncastle House Doncastle Road Bracknell Berkshire RG12 England Phone: (44)-(0)1344-381700 Fax: (44)-(0)1344-381701 FRANCE FRENCH BRANCH OFFICE Avenue Atlantique Conquerants Z.A. Courtaboeuf F-91976 Ulis Cedex France Phone: (33)-(0)1-64862350 Fax: (33)-(0)1-64862355
ASIA
CHINA
EPSON (CHINA) CO., LTD.
28F, Beijing Silver Tower North DongSangHuan ChaoYang District, Beijing, China Phone: (86) 10-6410-6655 Fax: (86) 10-6410-7319 SHANGHAI BRANCH Bldg.,27, No.69, Guijing Road, Caoheijing, Shanghai, China Phone: (86) 21-6485-0835 Fax: (86) 21-6485-0775 HONG KONG CHINA
EPSON HONG KONG LTD.
20/F., Harbour Centre, Harbour Road, Wanchai, Hong kong Phone: (852) 2585-4600 Fax: (852) 2827-2152
EPSON ELECTRONIC TECHNOLOGY DEVELOPMENT (SHENZHEN )CO., LTD.
Flat 16A, 16/F, Times Plaza, No.1 Taizi Road, Shenzhen, China Phone: (86) 755-6811118 Fax: (86) 755-6677786 TAIWAN
EPSON TAIWAN TECHNOLOGY TRADING LTD.
10F, No.287, Nanking East Road, Sec.3, Taipei, Taiwan Phone: (886) 2-2717-7360 Fax: (886)2-2718-9366 SINGAPORE
EPSON SINGAPORE PTE. LTD.
No.1, Temasek Avenue #36-00, Millenia Tower, Singapore 039192 Phone: (65) 337-7911 Fax: (65) 334-2716 KOREA
SEIKO EPSON CORPORATION KOREA Office
50F, Building,60 Yoido-dong, Youngdeungpo-Ku, Seoul, 150-763, Korea Phone: (82) 2-784-6027 Fax: (82) 2-767-3677
ELECTRONIC DEVICE MARKETING DEPARTMENT
Electronic devices information server

Manual RTC-8563 SA/JE pursuit "Saving" Technology ,Epson ele

Top Searches for this datasheet

Other recent searches