LC662304A, 662306A, 662308A, 662312A, 662316A Four-Bit Single-Chip Mic
|
|
|
Top Searches for this datasheet
5483
LC662304A, 662306A, 662308A, 662312A, 662316A Four-Bit Single-Chip Microcontrollers with On-Chip
Preliminary Overview
LC662304A, LC662306A, LC662308A, LC662312A, LC662316A 4-bit CMOS microcontrollers that integrate single chip functions required special-purpose telephone controller, including ROM, RAM, ports, serial interface, DTMF generator, timers, interrupt functions. These microcontrollers available 42-pin package.
Package Dimensions
unit: 3025B-DIP42S
15.24
Features Functions
On-chip capacities kilobytes, on-chip capacity bits. Fully supports LC66000 Series common instruction (128 instructions). ports: pins DTMF generator This microcontroller incorporates circuit that generate sine wave outputs, DTMF output, melody output software applications. 8-bit serial interface: circuit Instruction cycle time: 0.95 Powerful timer functions prescalers Time limit timer, event counter, pulse width measurement, square wave output using 12-bit timer. Time limit timer, event counter, output, square wave output using 8-bit timer. Time base function using 12-bit prescaler. Powerful interrupt system with interrupt factors interrupt vector locations. External interrupts: factors/3 vector locations Internal interrupts: factors/4 vector locations (Waveform output internal interrupts: factors vector; shared with external expansion interrupts) Flexible functions Selectable options include 20-mA drive outputs, inverter circuits, pull-up open drain circuits. Optional runaway detection function (watchdog timer) 8-bit functions Power saving functions using halt hold modes. Packages: DIP42S, QIP48E (QFP48E) Evaluation LSIs: LC66599 (evaluation chip) EVA800/850-TB662YXX2 LC66E2316(on-chip EPROM microcontroller)
37.9
4.25
13.8
0.95
0.48
1.78
0.51
1.15
SANYO: DIP42S
unit: 3156-QFP48E
17.2 14.0 0.15
17.2 14.0
0.35
2.70 (STAND OFF)
3.0max
15.6
SANYO: QFP48E
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, Chome, Ueno, Taito-ku, TOKYO, JAPAN
22897HA (OT) 5483-1/25
0.25
LC662304A, 662306A, 662308A, 662312A, 662316A Series Organization
Type LC66304A/306A/308A LC66404A/406A/408A LC66506B/508B/512B/516B LC66354A/356A/358A LC66354S/356S/358S LC66556A/558A/562A/566A LC66354B/356B/358B LC66556B/558B/562B/566B LC66354C/356C/358C LC662104A/06A/08A LC662304A/06A/08A/12A/16A LC662508A/12A/16A LC665304A/06A/08A/12A/16A LC66E308 LC66P308 LC66E408 LC66P408 LC66E516 LC66P516 LC66E2108* LC66E2316 LC66E2516 LC66E5316 LC66P2108* LC66P2316* LC66P2516 LC66P5316 Note: Under development pins 52/48 capacity K/12 K/16 K/12 K/16 K/12 K/16 capacity DIP64S DIP42S DIP64S DIP42S DIP30SD DIP42S DIP64S DIP48S DIC42S with window DIP42S DIC42S with window DIP42S DIC64S with window DIP64S DIP42S DIP42S DIP64S DIP42S Package QFP48E QFP48E QFP64A QFP48E QFP44M QFP64E QFP48E QFP64E QFP48E MFP30S QFP48E QFP64E QFP48E QFC48 with window QFP48E QFC48 with window QFP48E QFC64 with window QFP64E Window evaluation versions V/0.92 Dual oscillator support V/0.95 On-chip DTMF generator versions V/0.95 Low-voltage versions V/3.92 Low-voltage high-speed versions V/0.92 V/0.92 Normal versions V/0.92 Features
K/12 K/16 K/12 K/16
K/12 K/16 EPROM OTPROM EPROM OTPROM EPROM OTPROM EPROM EPROM EPROM EPROM OTPROM OTPROM OTPROM OTPROM
DIC42S with window DIC64S with window DIC52S with window DIP30SD DIP42S DIP64S DIP48S
QFC48 with window QFC64 with window QFC48 with window MFP30S QFP48E QFP64E QFP48E
Window evaluation versions V/0.92
V/0.95
5483-2/25
LC662304A, 662306A, 662308A, 662312A, 662316A Assignments
DIP42S P20/SI0 P21/SO0 P22/SCK0 P23/INT0 P30/INT1 P31/POUT0 P32/POUT1 OSC1 OSC2 TEST P33/HOLD P40/INV01 P41/INV00 P42/INV11 P43/INV10 PD3/INV30 PD2/INV31 PD1/INV20 PD0/INV21 P63/PIN1 P62/DT P60/ML P53/INT2
LC662304A 2306A 2308A 2312A 2316A
QFP48E
P20/SI0 P21/SO0 P22/SCK0 P23/INT0 P30/INT1
LC662304A 2306A 2308A 2312A 2316A P31/POUT0 P32/POUT1 OSC1 OSC2 TEST P33/HOLD
PD3/INV3O PD2/INV3I PD1/INV2O PD0/INV2I P63/PIN P62/DT P60/ML P53/INT2 P43/INV1O P42/INV1I P41/INV0O P40/INV0I
view
recommend reflow-soldering techniques solder-mount packages. Please consult with your Sanyo representative details process conditions package itself directly immersed dip-soldering bath (dip-soldering techniques).
5483-3/25
LC662304A, 662306A, 662308A, 662312A, 662316A System Block Diagram
STACK (512W) SYSTEM CONTROL FLAG
4K/6K/8K/12K/16KB
TEST OSC1 OSC2 HOLD
DTMF GEN.
PRESCALER
TIMER0
SERIAL
POUT0 SCK0 INT0 INT1, INT2
INTERRUPT CONTROL
TIMER1 PIN1, POUT1 INVxO INVxI
(x=0
Differences between LC663XX Series LC6623XX Series
Item System differences Hardware wait time (number cycles) when hold mode cleared LC6630X Series (Including LC66599 evaluation chip) 65536 cycles About (Tcyc LC6635XB Series 16384 cycles About (Tcyc LC6623XX Series 16384 cycles About (Tcyc
Value timer after reset (Including value after hold mode FF0. cleared) DTMF generator Inverter array SIO1 Three-value inputs/comparator inputs Three-state output from Using clear halt mode External extended interrupts None (Tools handled with external devices.) None (Tools handled with external devices.) None 4-bit groups None INT3, INT4, INT5. (Tools handled with external devices.) Shared with INT2 (Tools handled with external devices.) LC66304A/306A/308A V/0.92 LC66E308/P308 V/0.92 about 15-V handling Normal voltage handling
FFC.
FFC.
None None None 4-bit groups None INT3, INT4, INT5.
None None specified each bit. INT3, INT4, INT5 used with internal functions.
Other functions
Shared with INT2 V/0.92 LC6635XA V/3.92 V/1.96 about 15-V handling Normal voltage handling
Shared with INT2
Differences main characteristics Operating power-supply voltage operating speed (cycle time) Pull-up resistors Port voltage handling
V/0.95
about P61, P63: 12-V voltage handling Others: normal voltage handling
5483-4/25
LC662304A, 662306A, 662308A, 662312A, 662316A Function Overview
Overview Output driver type Options State after Standby mode reset operation Hold mode: Output High (option) Halt mode: Output retained Hold mode: Output High (option) Halt mode: Output retained
ports Input output 4-bit 1-bit units support halt mode control function (This function specified units.)
Pch: Pull-up type Nch: Intermediate sink current type
Pull-up output Output level reset
ports Input output 4-bit 1-bit units
Pch: Pull-up type Nch: Intermediate sink current type
Pull-up output Output level reset
P20/SI0 P21/SO0 P22/SCK0 P23/INT0
ports Input output 4-bit 1-bit units also used serial input pin. also used serial output pin. also used serial clock SCK0 pin. also used INT0 interrupt request pin, also timer event counting pulse width measurement input. ports Input output 3-bit 1-bit units also used INT1 interrupt request. also used square wave output from timer also used square wave output from timer also support 3-state outputs.
Pch: CMOS type Nch: Intermediate sink current type Nch: +12-V handling when option selected
Hold mode: Output CMOS output
Halt mode: Output retained
P30/INT1 P31/POUT0 P32/POUT1
Pch: CMOS type Nch: Intermediate sink current type Nch: +12-V handling when option selected
Hold mode: Output CMOS output Halt mode: Output retained
P33/HOLD
Hold mode control input Hold mode HOLD instruction when HOLD low. hold mode, restarted setting HOLD high level. This used input port along with P32. When P33/HOLD level, will reset level pin. Therefore, applications must P33/HOLD when power first applied.
P40/INV0I P41/INV0O P42/INV1I P43/INV1O
ports Input output 4-bit 1-bit units Input output 8-bit units when used conjunction with P53. used output 8-bit data when used conjunction with P53. Dedicated inverter circuit (option)
Pch: Pull-up type CMOS type when inverter circuit option selected Nch: Intermediate sink current type
Pull-up output Output level reset Inverter circuit
High inverter (option)
Hold mode: Port output off, inverter output Halt mode: Port output retained, inverter output continues
Continued next page. 5483-5/25
LC662304A, 662306A, 662308A, 662312A, 662316A
Continued from preceding page.
Overview ports Input output 4-bit 1-bit units Input output 8-bit units when used conjunction with P43. used output 8-bit data when used conjunction with P43. also used INT2 interrupt request. Output driver type Options State after Standby mode reset operation
P53/INT2
Pch: Pull-up type Nch: Intermediate sink current type
Pull-up output Output level reset
Hold mode: Output High (option) Halt mode: Output retained
P60/ML P62/DT P63/PIN1
ports Input output 4-bit 1-bit units also used melody output pin. also used tone output pin. also used event count input timer
Pch: CMOS type Nch: Intermediate sink current type Nch: +12-V handling when option selected (P61 only)
Hold mode: Output CMOS output Halt mode: Output retained
ports Output 2-bit 1-bit units
Pch: CMOS type Nch: Intermediate sink current type
Hold mode: Port output CMOS output Halt mode: Port output retained Inverter Hold mode: output Halt mode: output continues
PD0/INV2I PD1/INV2O PD2/INV3I PD3/INV4O
Dedicated input ports Dedicated inverter circuits (option)
When inverter circuit option selected. Pch: CMOS type Nch: Intermediate sink current type
Inverter circuits
Normal input inverter (option)
Dedicated input ports
Normal input Hold mode: Oscillator stops Halt mode: Oscillator continues
OSC1 OSC2
System clock oscillator connections When external clock used, leave OSC2 open connect clock signal OSC1. System reset input When P33/HOLD high level, level input will initialize CPU. test This must connected during normal operation. Power supply pins
Ceramic oscillator external clock selection
Option selection
TEST
Note: Pull-up type: output circuit includes transistor that pulls VDD. CMOS output: Complementary output. output: Open-drain output.
5483-6/25
LC662304A, 662306A, 662308A, 662312A, 662316A User Options Port output level reset option output levels reset ports independent 4-bit groups, selected from following options.
Option Output high reset Output reset Conditions notes four bits ports group four bits ports group
Oscillator circuit options Main clock
Option Circuit Conditions notes
External clock
OSC1
input Schmitt characteristics
Ceramic oscillator Ceramic oscillator
OSC1
OSC2
Note: There oscillator option.
Watchdog timer option runaway detection function (watchdog timer) selected option. Port output type options output type each (pin) ports (except P33/HOLD pin), selected individually from following options.
Option Circuit Conditions notes
Output data Open-drain output Input data port inputs have Schmitt characteristics.
Output data Output with built-in pull-up resistor port inputs have Schmitt characteristics. CMOS outputs (ports pull-up outputs (P0, distinguished drive capacity p-channel transistor.
Input data
5483-7/25
LC662304A, 662306A, 662308A, 662312A, 662316A Inverter array circuit option following options selected each following port sets: P40/P41, P42/P43, PD0/PD1, PD2/PD3. (PDs option because they dedicated input.)
Option Circuit Output data Input data When open-drain output type selected Conditions notes
Normal port circuit Output data When built-in pull-up resistor output type selected Input data
Input Output data high Input data
Inverter circuit Output Output data high Input data
this option selected, circuit disabled signal. Also note that open-drain port output type option high level reset option must selected.
5483-8/25
LC662304A, 662306A, 662308A, 662312A, 662316A LC662316 Series Option Data Area Definitions
area 3FF0H 3FF1H 3FF2H 3FF3H 3FF4H 3FF5H 3FF6H Unused This must Unused This must Unused This must Unused This must Output type Unused This must Unused Oscillator option Unused Output level reset Option specified Output level reset Option/data relationship high level, level This must external clock, ceramic oscillator This must level, high level none,
Watchdog timer option Unused Output type Output type Output type Output type Output type Output type
This must
Continued next page.
LC662304A, 662306A, 662308A, 662312A, 662316A
Continued from preceding page.
area 3FF7H 3FF8H 3FF9H 3FFAH 3FFBH 3FFCH 3FFDH Reserved. Must predefined data values. This data generated assembler. assembler used, this data `00'. Unused This must Unused This must Unused This must Unused This must Unused This must Unused This must Unused This must Unused This must Unused disabled option Unused Unused Unused Inverter output This must inverter output, none Inverter output Output type Unused This must Option specified Option/data relationship
This must disabled, enabled This must This must inverter output, none
Continued next page. 5483-10/25
LC662304A, 662306A, 662308A, 662312A, 662316A
Continued from preceding page.
area 3FFEH 3FFFH Reserved. Must predefined data values. This data generated assembler. assembler used, this data `00'. Reserved. Must predefined data values. This data generated assembler. assembler used, this data `00'. Option specified Option/data relationship
Specifications
Absolute Maximum Ratings 25°C,
Parameter Maximum supply voltage Input voltage Symbol VIN1 VIN2 Output voltage VOUT1 VOUT2 ION1 Output current ION2 -IOP1 -IOP2 -IOP3 ION1 Total current ION2 IOP1 IOP2 Allowable power dissipation Operating temperature Storage temperature Topr Tstg (except P33/HOLD pin), P61, other inputs (except P33/HOLD pin), P61, other inputs (except P33/HOLD pin), P41, P43, PC3, PD1, (except P33/HOLD pin), P41, P43, PC3, PD1, (except P33/HOLD pin), (except P33/HOLD pin), +70°C: DIP42S (QFP48E) Conditions Ratings -0.3 +7.0 -0.3 +12.0 -0.3 -0.3 +12.0 -0.3 (430) +125 Unit Note
Note: Applies pins with open-drain output specifications. pins with other than open-drain output specifications, ratings column that apply. oscillator input output pins, levels free-running oscillation level allowed. Sink current (Applies when inverter array specifications selected.) Source current (Applies pins except which pull-up output specifications, CMOS output specifications, inverter array specifications have been selected. Applies pins which inverter array specifications have been selected.) recommend reflow soldering techniques solder mount packages. Please consult with your Sanyo representative details process conditions package itself directly immersed dip-soldering bath (dip-soldering techniques).
5483-11/25
LC662304A, 662306A, 662308A, 662312A, 662316A Allowable Operating Ranges +70°C, unless otherwise specified.
Parameter Operating supply voltage Memory retention supply voltage Symbol VDDH VIH1 Input high-level voltage VIH2 VIH3 VIL1 Input low-level voltage VIL2 VIL3 Operating frequency (instruction cycle time) [External clock input conditions] OSC1: Defined Figure Input clock signal OSC1 leave OSC2 open. (External clock input must selected oscillator circuit option.) OSC1: Defined Figure Input clock signal OSC1 leave OSC2 open. (External clock input must selected oscillator circuit option.) OSC1: Defined Figure Input clock signal OSC1 leave OSC2 open. (External clock input must selected oscillator circuit option.) (Tcyc) VDD: During hold mode (except P33/HOLD pin), P61, P63: N-channel output transistor P33/HOLD, RES, OSC1: N-channel output transistor N-channel output transistor (except P33/HOLD pin), RES, OSC1: N-channel output transistor P33/HOLD: TEST: N-channel output transistor Conditions (10) 10.0 4.20 (0.95) Unit (µs) Note
Frequency
fext
4.20
Pulse width
textH, textL
Rise fall times
textR, textF
Note: Applies pins with open-drain specifications. However, VIH2 applies P33/HOLD pin. When ports have CMOS output specifications they cannot used input pins. port pins with CMOS output specifications cannot used input pins. Contact Sanyo details allowable operating ranges pins with inverter array specifications.
5483-12/25
LC662304A, 662306A, 662308A, 662312A, 662316A Electrical Characteristics +70°C, unless otherwise specified.
Parameter Symbol IIH1 Conditions (except P33/HOLD pin), P61, P63: 10.0 with output transistor OSC1, RES, P33/HOLD (Does apply PC2, PC3, P61, P63.): VDD, with output transistor PC2, PC3: VDD, with output transistor Input ports other than PC2, PC3: VSS, with output transistor PC2, PC3, VSS, with output transistor (except P33/HOLD pin), (except P33/HOLD pin), -0.1 (except P33/HOLD pin): (except P33/HOLD pin): P61, P63: Does apply P61, P63: OSC1 (EXT), OSC1, OSC2: Figure Figure 10.0 -1.0 -1.0 Unit Note
Input high-level current
IIH2
IIH3 IIL1 Input low-level current IIL2
Output high-level voltage
VOH1
Value output pull-up resistor
VOL1
Output low-level voltage VOL2 IOFF1 Output leakage current [Schmitt characteristics] Hysteresis voltage High-level threshold voltage Low-level threshold voltage [Ceramic oscillator] Oscillator frequency Oscillator stabilization time [Serial clock] Cycle time Input Output tCKCY tCKL tCKH tCKR, tCKF fCFS VHYS IOFF2
SCK0: With timing Figure test load Figure
Tcyc Tcyc
Low-level high-level Input pulse widths Output Rise fall times [Serial input] Data setup time Data hold time [Serial output] Output delay time Output
tICK tCKI
SI0: With timing Figure Stipulated with respect rising edge SCK0.
tCKO
SO0: With timing Figure test load Figure Stipulated with respect falling edge SCK0.
Continued next page. 5483-13/25
LC662304A, 662306A, 662308A, 662312A, 662316A
Continued from preceding page.
Parameter [Pulse conditions] INT0: Figure conditions under which INT0 interrupt accepted, conditions under which timer event counter pulse width measurement input accepted INT1, INT2: Figure conditions under which corresponding interrupt accepted PIN1: Figure conditions under which timer event counter input accepted RES: Figure conditions under which reset applied. Symbol Conditions Unit Note
INT0 high low-level
tIOH, tIOL
Tcyc
High low-level pulse widths interrupt inputs other than INT0 PIN1 high low-level pulse widths high low-level pulse widths
tIIH, tIIL tPINH, tPINL tRSH, tRSL
Tcyc Tcyc Tcyc
Operating current drain
IDDHALT IDDHOLD
VDD: 4-MHz ceramic oscillator VDD: 4-MHz external clock VDD: 4-MHz ceramic oscillator VDD: 4-MHz external clock VDD:
0.01
Halt mode current drain Hold mode current drain
Note: With output transistor shared ports with open-drain output specifications. These pins cannot used input pins CMOS output specifications selected. With output transistor shared ports with open-drain output specifications. rating pull-up output specification pins stipulated terms output pull-up current IPO. These pins cannot used input pins CMOS output specifications selected. With output transistor CMOS output specification pins. With output transistor pull-up output specification pins. With output transistor open-drain output specification pins. Reset state
Tone (DTMF) Output Characteristics Characteristics +70°C, When MLOUT enable option selected (the output function used)
Parameter Tone output voltage (p-p) Row/column tone output voltage ratio Tone distortion Symbol DBCR1 THD1 Conditions Dual tones, Dual tones, Single tone, Unit
Note item below MLOUT disable mask option selected.
When MLOUT disable option selected (the output function cannot used)
Parameter Tone output voltage (p-p) Row/column tone output voltage ratio Tone distortion Symbol DBCR1 THD1 Conditions Dual tones, Dual tones, Single tone, Unit
Note item above MLOUT enable mask option selected.
5483-14/25
LC662304A, 662306A, 662308A, 662312A, 662316A
0.8VDD 0.2VDD
External clock OPEN
OSC1
(OSC2) textL textF textR 1/fext textH
Figure External Clock Input Waveform
OSC1 OSC2
Ceramic oscillator
Oscillator unstable period tCFS
Table Guaranteed Ceramic Oscillator Constants External capacitor type
External capacitor type Built-in capacitor type (Murata Mfg. Co., Ltd.) CSA4.00MG (Kyocera Corporation) KBR4.0MS (Murata Mfg. Co., Ltd.) CST4.00MG (Kyocera Corporation) KBR4.0MES
Figure Ceramic Oscillator Circuit
Figure Oscillator Stabilization Period
tCKCY
tCKL SCK0 SCK1 0.2VDD 0.4VDD
tCKR
tCKH
tCKF 0.8VDD (input) VDD-1 (output)
tICK tCKI 0.8VDD 0.2VDD tCK0 R=1k TEST point VDD-1 0.4VDD C=50pF
Figure Serial Timing
Figure Timing Load
5483-15/25
LC662304A, 662306A, 662308A, 662312A, 662316A
tI0H tI1H tPINH tRSH 0.8VDD 0.2VDD tI0L tI1L tPINL tRSL
Figure Input Timing INT0, INT1, INT2, PIN1, pins
P60/ML P62/DT
R=10k
Figure Tone Output Load
5483-16/25
LC662304A, 662306A, 662308A, 662312A, 662316A LC66XXXX Series Instruction Table function) Abbreviations: Accumulator register Carry flag Zero flag Data pointer DPH, Data pointer DPX, Data memory (HL): Data memory pointed DPH, data pointer (XY): Data memory pointed DPX, auxiliary data pointer (HL): words data memory (starting even address) pointed DPH, data pointer Stack pointer (SP): words data memory pointed stack pointer (SP): Four words data memory pointed stack pointer bits immediate data specification
PCh: PCm: PCl: TIMER0: TIMER1: SIO: (i4): INT:
Bits Bits Bits User flag, Timer Timer Serial register Port Port indicated bits immediate data Interrupt enable flag Indicates contents location Transfer direction, result Exclusive Logical Logical Addition Subtraction Taking one's complement
5483-17/25
LC662304A, 662306A, 662308A, 662312A, 662316A
Instruction code Mnemonic [Accumulator manipulation instructions] Clear Decimal adjust addition Decimal adjust subtraction Clear Complement Increment Decrement Rotate right through Rotate left through Transfer Transfer Exchange with Clear (Equivalent (AC) (Equivalent (AC) (Equivalent 0AH.) (AC) (AC) (AC) (CF), (ACn (AC0) (CF), (ACn), (AC3) (AC) (AC) Clear Take one's complement Increment Decrement Shift (including right. vertical skip function. Number bytes Number cycles Affected status bits
Operation
Description
Note
Shift (including left. Move contents
Move contents Exchange contents
[Memory manipulation instructions] IMDR Increment Decrement Increment direct (HL) (HL)] (HL) (HL)] (i8) (i8)] (i8) (i8)] (HL), (HL), Increment (HL). Decrement (HL). Increment (i8). Decrement (i8). (HL) specified Clear (HL) specified
DMDR Decrement direct data Reset data
[Arithmetic, logic comparison instructions] (AC) (HL)] contents (HL) two's complement values store result
ADDR direct
contents (i8) two's complement (AC) (i8)] values store result (AC) (HL)] (CF) contents (HL) two's complement values store result contents immediate data two's complement values store result Subtract contents from (HL) two's complement values store result Take logical (HL) store result Take logical (HL) store result
with
immediate data
(AC)
SUBC
Subtract from with
(HL)] (AC) (CF) (AC) (HL)] (AC) (HL)]
will zero there borrow otherwise.
ANDA
with then store with then store
Continued next page. 5483-18/25
LC662304A, 662306A, 662308A, 662312A, 662316A
Continued from preceding page.
Instruction code Mnemonic [Arithmetic, logic comparison instructions] Exclusive with then store with then store with then store (AC) (HL)] (HL) (AC) (HL)] (HL) (AC) (HL)] Take logical exclusive (HL) store result Take logical (HL) store result (HL). Take logical (HL) store result (HL). Compare contents (HL) clear according result. Compare with (HL)] (AC) Magnitude comparison (HL)] (AC) (HL)] (AC) (HL)] (AC) Number bytes Number cycles Affected status bits
Operation
Description
Note
ANDM
Compare contents immediate data clear according result. Compare with immediate data (AC) Magnitude comparison (DPL) (DPL) (AC, (HL), (AC, (HL), (HL), (i8)] (HL) (AC) (HL) (AC)
Compare with immediate data
Compare contents with immediate data. identical clear not. Compare corresponding bits specified (HL). identical clear not.
Compare with data
[Load store instructions] LADR Load from (HL) Load with immediate data Load from direct Store Store (HL) Load contents (HL) into Load immediate data into Load contents (i8) into Store contents into (HL). Store contents into (HL). Load contents (reg) into either depending vertical skip function
Load from (reg)
(reg)]
Continued next page. 5483-19/25
LC662304A, 662306A, 662308A, 662312A, 662316A
Continued from preceding page.
Instruction code Mnemonic [Load store instructions] Load contents (reg) into (The either XY.) Then increment contents either DPY. relationship between same that instruction. Load contents (reg) into (The either XY.) Then decrement contents either DPY. relationship between same that instruction. Exchange contents (reg) either depending according result incrementing DPY. Number bytes Number cycles Affected status bits
Operation
Description
Note
reg,
Load from (reg) then increment
(reg)] (DPL) (DPY)
Load from (reg) reg, then decrement
(reg)] (DPL) (DPY)
according result decrementing DPY.
Exchange with (reg)
(AC) (reg)]
Exchange with reg, (reg) then increment
(AC) (reg)] (DPL) (DPY)
Exchange contents (reg) (The either XY.) Then increment contents either DPY. relationship between same that instruction. Exchange contents (reg) (The either XY.) Then decrement contents either DPY. relationship between same that instruction. Exchange contents (i8). Load immediate data into Load into data location determined replacing lower bits with Output from ports data location determined replacing lower bits with
according result incrementing DPY.
Exchange with reg, (reg) then decrement
(AC) (reg)] (DPL) (DPY)
according result decrementing DPY.
XADR LEAI
Exchange with direct Load with immediate data
(AC) (i8)] [ROM (PCh, AC)]
RTBL
Read table data from program
RTBLP
Read table data from program then output
Port [ROM (PCh, AC)]
[Data pointer manipulation instructions] Load with zero with immediate data respectively Load with immediate data Load with immediate data Load DPH, with immediate data Load DPX, with immediate data Load zero into immediate data into DPL. Load immediate data into DPH. Load immediate data into DPL. Load immediate data into DLH, DPL. Load immediate data into DLX, DPY.
LHLI LXYI
Continued next page. 5483-20/25
LC662304A, 662306A, 662308A, 662312A, 662316A
Continued from preceding page.
Instruction code Mnemonic [Data pointer manipulation instructions] Increment Decrement Increment Decrement Transfer Transfer Exchange with Transfer Transfer Exchange with Transfer Transfer Exchange with Transfer Transfer Exchange with (DPL) (DPL) (DPY) (DPY) (AC) (DPH) (AC) (DPH) (AC) (DPL) (AC) (DPL) (AC) (DPX) (AC) (DPX) (AC) (DPY) (AC) (DPY) Increment contents DPL. Decrement contents DPL. Increment contents DPY. Decrement contents DPY. Transfer contents DPH. Transfer contents Exchange contents DPH. Transfer contents DPL. Transfer contents Exchange contents DPL. Transfer contents DPX. Transfer contents Exchange contents DPX. Transfer contents DPY. Transfer contents Exchange contents DPY. flag specified Reset flag specified Number bytes Number cycles Affected status bits
Operation
Description
Note
[Flag manipulation instructions] flag Reset flag
[Jump subroutine instructions] PC13, PC13, PC11 PC13 PC13 (E), (AC) PC13 PC10 (SP) (CF, PC13 (SP)-4 Jump location same bank specified immediate data P12. Jump location determined replacing lower bits This becomes PC12 (PC12) immediately following BANK instruction.
addr
Jump current bank
P11P10P9
JPEA
Jump address stored current page
addr
Call subroutine
Call subroutine.
addr
Call subroutine zero page
PC13 PC10 Call subroutine page (SP) bank (CF, PC12 SP-4 Change memory bank register bank.
BANK
Change bank
Continued next page. 5483-21/25
LC662304A, 662306A, 662308A, 662312A, 662316A
Continued from preceding page.
Instruction code Mnemonic [Jump subroutine instructions] Store contents (SP). Subtract from after store. PUSH Push (SP) (SP) (reg) (SP) Illegal value Number bytes Number cycles Affected status bits
Operation
Description
Note
(SP)
(SP) (SP)]
then load contents M2(SP) into reg. relation between i1i0 same that PUSH instruction. Return from subroutine interrupt handling routine. restored. Return from subroutine interrupt handling routine. restored.
Return from subroutine Return from interrupt routine
(SP) (SP)] (SP) (SP)] (SP)] (AC, (AC, (HL),t2] (HL),t2]
[Branch instructions] BAt2 addr Branch location same page specified specified immediate data one. Branch location same page specified specified immediate data zero. Branch location same page specified (HL) specified immediate data one. Branch location same page specified (HL) specified immediate data zero. Internal control registers also tested executing this instruction immediately after BANK instruction. However, this limited registers that read out. Internal control registers also tested executing this instruction immediately after BANK instruction. However, this limited registers that read out.
Branch
BNAt2 addr
Branch
BMt2 addr
Branch
BNMt2 addr
Branch
BPt2 addr
Branch Port
(DPL),
Branch location same page specified port (DPL) specified immediate data one.
BNPt2 addr
Branch Port
(DPL),
Branch location same page specified port (DPL) specified immediate data zero.
Continued next page. 5483-22/25
LC662304A, 662306A, 662308A, 662312A, 662316A
Continued from preceding page.
Instruction code Mnemonic [Branch instructions] (CF) (CF) (ZF) (ZF) (Fn) (Fn) Branch location same page specified one. Branch location same page specified zero. Branch location same page specified one. Branch location same page specified zero. Branch location same page specified flag user flags) specified one. Branch location same page specified flag user flags) specified zero. Number bytes Number cycles Affected status bits
Operation
Description
Note
addr
Branch
addr
Branch
addr
Branch
addr
Branch
BFn4 addr
Branch flag
BNFn4 addr
Branch flag
[I/O instructions] IPDR Input port Input port Input port Input port direct Input port respectively Output port Output port Output port direct Output port respectively (P0) (DPL)] (HL) (DPL)] (i4)] (4)] (5)] (DPL) (AC) (DPL) (HL)] (i4) (AC) (AC) (DPL), Input contents port Input contents port (DPL) Input contents port (DPL) (HL). Input contents (i4) Input contents ports respectively. Output contents port (DPL). Output contents (HL) port (DPL). Output contents (i4). Output contents ports respectively. port (DPL) specified immediate data Clear zero port (DPL) specified immediate data
IP45
OPDR
OP45
port
Reset port
(DPL), P0)] P0)]
port with ANDPDR immediate data then output port with immediate data then output
Take logical immediate data output result P0). Take logical immediate data output result P0).
ORPDR
Continued next page. 5483-23/25
LC662304A, 662306A, 662308A, 662312A, 662316A
Continued from preceding page.
Instruction code Mnemonic [Timer control instructions] WTTM0 Write timer Write contents (HL), TIMER0 (HL)], into timer reload (AC) register. Write contents TIMER1 (E), (AC) into timer reload register (HL), (TIMER0) (TIMER1) Start timer counter Start timer counter Stop timer counter Stop timer counter Read contents timer counter into (HL), Read contents timer counter into Start timer counter. Start timer counter. Stop timer counter. Stop timer counter. Number bytes Number cycles Affected status bits
Operation
Description
Note
WTTM1
Write timer
RTIM0
Read timer
RTIM1
Read timer
START0 Start timer START1 Start timer STOP0 STOP1 Stop timer Stop timer
[Interrupt control instructions] MSET MRESET WTSP interrupt master enable flag Reset interrupt master enable flag Enable interrupt high Enable interrupt Disable interrupt high Disable interrupt Write Read EDIH (EDIH) EDIL (EDIL) EDIH (EDIH) EDIL (EDIL) (E), (AC) (SP) interrupt master enable flag one. Clear interrupt master enable flag zero. interrupt enable flag one. interrupt enable flag one. Clear interrupt enable flag zero. Clear interrupt enable flag zero. Transfer contents Transfer contents
[Standby control instructions] HALT HOLD HALT HOLD HALT HOLD Enter halt mode. Enter hold mode.
[Serial control instructions] STARTS Start serial WTSIO RSIO Write serial Read serial START (E), (AC) (SIO) Start operation. Write contents SIO. Read contents into
[Other instructions] operation operation PC13, PC12 Consume machine cycle without performing operation. Specify memory bank.
Select bank
5483-24/25
LC662304A, 662306A, 662308A, 662312A, 662316A
products described contained herein intended surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment like, failure which directly indirectly cause injury, death property loss. Anyone purchasing products described contained herein above-mentioned shall: Accept full responsibility indemnify defend SANYO ELECTRIC CO., LTD., affiliates, subsidiaries distributors their officers employees, jointly severally, against claims litigation damages, cost expenses associated with such use: impose responsibility fault negligence which cited such claim litigation SANYO ELECTRIC CO., LTD., affiliates, subsidiaries distributors their officers employees jointly severally. Information (including circuit diagrams circuit parameters) herein example only; guaranteed volume production. SANYO believes information herein accurate reliable, guarantees made implied regarding infringements intellectual property rights other rights third parties. This catalog provides information February, 1997. Specifications information herein subject change without notice. 5483-25/25
Other recent searches
SN74CBT16211A - SN74CBT16211A SN74CBT16211A Datasheet
MMBD7000 - MMBD7000 MMBD7000 Datasheet
M74HC03 - M74HC03 M74HC03 Datasheet
LTC1859 - LTC1859 LTC1859 Datasheet
Pole - Pole Pole Datasheet
Double - Double Double Datasheet
Break - Break Break Datasheet
B84312 - B84312 B84312 Datasheet
B82464 - B82464 B82464 Datasheet
2SB1228 - 2SB1228 2SB1228 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
