The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

Using Files Without Generics Synplify This section designed show


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



Method Instantiate Core SynplifyThis application note intended assist people cores Cypress CPLDs compile their design SynplifyTM. These cores distributed using file format which generated WarpTM. This note contains detailed description cores associated wrappers Synplify. Some cores parametrized using VHDL generics Verilog parameters. Instructions both parametrized non-parametrized cores described this document. Cores associated wrappers downloaded from vendor's site. more information create wrapper, please application note "Method Instantiate Core Warp with Cypress CPLDs".
Using Files Without Generics Synplify
This section designed show user downloaded files associated wrapper Synplify. core described this section parametrized. wrapper files following lines beginning wrapper before entity section. library Synplify; synplify.attributes.all; This will allow black attribute Synplify included. using black attribute, core will pass through Synplify smoothly. Synplify will recognize ports entity core, will ignore contents core. black core eventually linked Warp. following lines before `begin' reserved word architecture section. attribute syn_black_box: boolean; attribute syn_black_box arch_mi2cfromvif: architecture true; above declares black associates this black with architecture wrapper. "arch_mi2cfromvif" architecture name wrapper. Save file. wrapper ready pass through Synplify successfully instantiated user's design. Compile wrapper user's design file that contains wrapper instantiation Synplify Delta39K. Figure wrapper name p2swrapper.vhd user's design name p2swrappertop.vhd. arrow indicates that this Synplify project maps Delta39K device.
Figure Synplify Project Containing Wrapper User's Design Before file added project, "Edit Preferences." type area shown arrow Figure
Figure Setting Preferences Allow Files Compile Warp
Cypress Semiconductor Corporation
3901 North First Street
Jose
95134
408-943-2600 August 2000
Method Instantiate Core Synplify
Create project Warp bring resulting files from Synplify into Warp. files placed directory that same name device selected with `lc' prefix. this example, VIFs 39K100 device, placed directory called `lc39k100'. path this directory same path project created this step. Open file find entity declaration user's top-level design component. Before reserved word `entity', following line:
componentname entity name wrapper. original wrapper file copied Step project created step Compile this wrapper selecting going "Compile Selected File(s)". Compile file from Synplify hitting `Compile Project' button shown below. This `Compile Project' button located toolbar 10.Go "Project Library Manager Assign". there nothing this screen, click `add' button. Select work library press `OK'. This shown Figure Switch libraries folder open work library. Make sure wrapper name shown library. This ensure that core file correctly linked project.
work.componentname;
componentname entity name wrapper file.
Using Files With Generics Synplify
This section designed show user downloaded files wrapper Synplify. core described this section parametrized, i.e. contains generics. Before making changes downloaded wrapper, make copy this wrapper. This copy will used step this section. wrapper files, following lines beginning wrapper before entity section library Synplify; synplify.attributes.all Before `begin' architecture section, declare black associate with wrapper. Also, identify generics files from wrapper. example, wrapper's architecture section called "arch_wrapper" generics this component `resettype', `width' `length', following code will declare black generics Synplify. black declaration attribute syn_black_box: boolean; attribute syn_black_box arch_wrapper: architecture true; generics identification attribute \resettype\: character; generic type character attribute \width\: character; needed synplify. attribute \length\: character; Notice before after generics, which must present compile successfully Synplify. Save wrapper. wrapper alone passed into Synplify. must instantiated another design that does contain generics entity section. Compile wrapper design that contain wrapper instantiation Synplify. Before file added project, make sure following option set. "Edit Preferences." make sure that "File Extensions" section, files part file extension. This shown arrow Figure Create project Warp resulting file project. Open file find entity declaration user's top-level design. Before reserved word `entity', following line:
Figure Library Warp Compiled Library
Conclusion
steps described this document, allow user Cypress cores together with Synplify. This compatibility between Cypress cores Synplify gives users greater flexibility support.
work.componentname;

Other recent searches


TPS3606 - TPS3606   TPS3606 Datasheet
TC7SZU04AFE - TC7SZU04AFE   TC7SZU04AFE Datasheet
LHG3392-PF - LHG3392-PF   LHG3392-PF Datasheet
LC74788N - LC74788N   LC74788N Datasheet
DS04-27403-3E - DS04-27403-3E   DS04-27403-3E Datasheet
ADT2510 - ADT2510   ADT2510 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive