DFE-Q Quad ISDN 2B1Q Front Edition 2001-07-16 Published Infineon
|
|
|
Top Searches for this datasheet
DFE-Q Quad ISDN 2B1Q Front
Edition 2001-07-16 Published Infineon Technologies St.-Martin-Strasse D-81541 Germany
Infineon Technologies 7/16/01. Rights Reserved.
Attention please! information herein given describe certain components shall considered warranted characteristics. Terms delivery rights technical change reserved. hereby disclaim warranties, including limited warranties non-infringement, regarding circuits, descriptions charts stated herein. Infineon Technologies approved CECC manufacturer. Information further information technology, delivery terms conditions prices please contact your nearest Infineon Technologies Office Germany Infineon Technologies Representatives worldwide (see address list). Warnings technical requirements components contain dangerous substances. information types question please contact your nearest Infineon Technologies Office. Infineon Technologies Components only used life-support devices systems with express written approval Infineon Technologies, failure such components reasonably expected cause failure that life-support device system, affect safety effectiveness that device system. Life support devices systems intended implanted human body, support and/or maintain sustain and/or protect human life. they fail, reasonable assume that health user other persons endangered.
DFE-Q Quad ISDN 2B1Q Front
24911 Revision History: Previous Version: Page Page Page Page Page Page Page Page Page Page Page Page Page Page Page Page Page Page Page 2001-07-16 Data Sheet 11.00
Subjects (major changes since last revision) function: Disable Super Frame Marker introduced DSFM Refined description CRCON Especially, CRCON selects MFILT= 0011 0xxx (erroneously, MFILT= 000010xx documented DS2) Added note: MON-12 read access impossible state 'Deactivated' Restriction: PACA/PACE must used during local loopback active C/I-command added (function V1.x) (before: same value received bit) Refined description 'Framer Deframer Loopback': always transparent prerequisite transparent state Error Rate Counter: refined operational description Data Through only test mode, C/I-command must applied when Refined description 'Control MON-2' Removed 'Propagation Delay Measurement': function supported Refined description mode register evaluation timing Removed description OPMODE.MODE1,0: settings possible SAI-evaluation UOA-control: M4RMASK.bit6: only SAI-reporting MON-2 selected M4WMASK.bit6: addition UOA-bit control, also SAI-evaluation state machine selected; refined description (see also Figure Figure Changed TEST.bit6 (not '0') Statemachine into transparent state TRANS='0' (not '1') Refined reset timing description; added 900µs internal delay figure Refined description Superframe-FSC-timing Table Max. connection resistance specified Removed input capacitance (pin supported)
Page Page Page Page Page Page
questions technology, delivery prices please contact Infineon Technologies Offices Germany Infineon Technologies Companies Representatives worldwide: webpage http://www.infineon.com
24911
Table Contents 3.2.1 3.2.2 3.2.3 3.2.4 3.2.5 3.8.1 3.8.2 3.8.3 3.10 3.11 3.12 3.13 3.14 3.15 3.16 3.16.1 3.16.2 3.16.3
Data Sheet
Page
Introduction Features Logic Symbol System Integration Operational Overview Descriptions Diagram Definitions Functions Pinning Changes from DFE-Q V1.3 DFE-Q V2.1 Functional Description Functional Overview IOM®-2 Interface IOM®-2 Interface Frame Structure Superframe Marker Function IOM®-2 Command/ Indicate Channel IOM®-2 Monitor Channel MON-12 Protocol Interface Analog Front General Purpose I/Os Clock Generation U-Transceiver Functions 2B1Q Frame Structure Maintenance Channel Reporting State Machine Control Mechanisms Start Maintenance Evaluation Embedded Operations Channel (EOC) Processor Cyclic Redundancy Check Scrambling/ Descrambling Encoding/ Decoding (2B1Q) Codes (2B1Q) State Machine Notation Mode State Diagram Inputs U-Transceiver LT-Mode Outputs U-Transceiver LT-Mode LT-States Operational Description Reset Power Down Layer Activation/ Deactivation Procedures
2001-07-16
24911
Table Contents 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.3.6 4.3.7 4.3.8 4.4.1 4.4.1.1 4.4.1.2 4.4.1.3 4.4.1.4 4.4.1.5 4.4.2 4.4.3 4.4.3.1 4.4.3.2 4.4.4 4.4.4.1 4.4.4.2 4.4.4.3 4.4.4.4 4.4.4.5 4.4.4.6 4.4.4.7 4.4.4.8 4.4.4.9 4.4.5 6.4.1
Data Sheet
Page
Complete Activation Initiated Activation with ACT-Bit Status Ignored Exchange Side Complete Activation Initiated Complete Deactivation Partial Activation Only) Activation Initiated with Active Activation Initiated with Active Deactivating S/T-Interface Only Maintenance Test Functions Test Loopbacks Analog Loopback (No.1) Loopback No.2 Overview Loopback No.2 Complete Loopback Loopback No.2 Single Channel Loopbacks Local Loopbacks Featured Register LOOP Error Rate Counter Block Error Counters Near-End Far-End Block Error Counter Testing Block Error Counters System Measurements Single-Pulses Test Mode (SSP) Data Through Test Mode (DT) Reset Mode Pulse Mask Measurement Power Spectral-Density Measurement Total Power Measurement Return-Loss Measurement Quiet Mode Measurement Insertion Loss Measurement Boundary Scan Monitor Commands MON-0 Exchanging Information MON-2 Exchanging Overhead Bits MON-8 Local Functions Register Description Register Summary Reset U-Transceiver Functions State 'Deactivated' Mode Register Evaluation Timing Detailed Register Description LP_SEL Line Port Selection Register
2001-07-16
24911
Table Contents 6.4.2 6.4.3 6.4.4 6.4.5 6.4.6 6.4.7 6.4.8 6.4.9 6.4.10 7.4.1 7.4.2 7.4.3 7.4.4 7.6.1 7.6.2
Page
OPMODE Operation Mode Register MFILT M-Bit Filter Options M4RMASK Read Mask Register M4WMASK Write Mask Register TEST Test Register LOOP Loop Back Register FEBE Block Error Counter Register NEBE Near Block Error Counter Register BERC Error Rate Counter Register Electrical Characteristics Absolute Maximum Ratings Operating Range Characteristics Characteristics Reset Timing IOM®-2 Interface Timing Interface Analog Front Boundary Scan Timing Capacitances Power Supply Supply Voltage Power Consumption
Package Outlines Appendix Standards Specifications Glossary
Data Sheet
2001-07-16
24911
List Figures Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure Figure
Data Sheet
Page
DFE-Q/ Generation Chip Logic Symbol 16-Line Card Application with DELIC Solution. 16-Line Card Application with ELIC®/ IDEC® Solution Connecting AFE/DFE-Q Chip Sets Recommended Clocking Scheme More Than DFE-Q/AFE Chip Sets Configuration used) Block Diagram Data Flow (DFE-Q V2.1 V2.1) Clock Supply Data Exchange between Master Slave Multiplexed Frame Structure IOM®-2 Interface Superframe Marker Handshake Protocol with 2-Byte Monitor Message/Response Abortion Monitor Channel Transmission Interface Analog Front Frame Structure SDX/SDR U-Superframe Structure. U-Basic Frame Structure MON-0/2 M-Bit Correspondence Maintenance Channel Filtering Options. Report Timing Control Transmit Direction Control Receive Direction EOC-Procedure Auto- Transparent Mode. CRC-Process Scrambler/ Descrambler Algorithms Explanation State Diagram State Transition Diagram LT-Mode Complete Activation Initiated Activation with ACT-Bit Status Ignored Exchange Complete Activation Initiated Complete Deactivation. Only Activation Initiated Activation with U-Interface Active TE-Activation with Active Exchange Control (case TE-Activation with Active Exchange Control (case Deactivation Only Test Loopbacks Complete Loopback Options Loopbacks Featured Register LOOP Block Error Counter Test Total Power Measurement Set-Up.
2001-07-16
24911
List Figures Figure Figure Figure Figure Figure
Page
DFE-Q V2.1 Register Input/Output Waveform Tests. Reset Timing IOM®-2 Interface Timing Boundary Scan Timing.
Data Sheet
2001-07-16
24911
List Tables Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table Table
Page
Definitions Functions Pinning Changes IOM®-2 Data Rates Assignments IOM® Channels Time-Slots SDX/SDR Line Ports 2B1Q Coding Table 2B1Q U-Frame Structure Overhead Bits Filter Setting CRCON Supported EOC-Commands 2B1Q Coding Table Command Indicate Codes (2B1Q). Timers Used LT-Modes U-Interface Signals Boundary Scan Cells. Controller Instructions: MON-0 Functions. MON-2 Overhead Bits MON-8-Local Function Commands Register Reference Table IOM®-2 Dynamic Input Characteristics IOM®-2 Dynamic Output Characteristics. Interface Signals DFE-Q Boundary Scan Dynamic Timing Requirements Power Consumption.
Data Sheet
2001-07-16
24911
Introduction
Introduction
Quad ISDN 2B1Q Echocanceller Digital Front (DFE-Q) digital part optimized two-chip solution featuring ISDN basic rate access IDSL access kbit/s. 24911 designed provide conjunction with Quad ISDN Echocanceller Analog Front (PEF 24902 V2.1) full duplex data transmission U-reference point according ANSI T1.601 (1998), ETSI (1998) ITUT G.961 standards. DFE-Q generation been completely reengineered guarantee availability well proved DFE-Q/AFE solution over year 2000. 24911 V2.1 downwards compatible functionally equivalent DFE-Q V1.x. Thus, line card manufacturers make most advanced process technology without need change their current design (besides changeover power supply). software changes required DFE-Q V2.1 deployed existing DFE-Q V1.x solutions. Some features provided such free programmable filtering options maintenance bits (M1-6) enhanced monitoring test functions. data rate programmable from Mbit/s Mbit/s.
15.36MHz
V2.1
24902
DFE-Q V2.1
24911
Relay Driver/ Power Controller
chipset.v
Figure
DFE-Q/ Generation Chip
output input pins throughout compatible although 24911 processed advanced CMOS technology. power down state with very power consumption featured. 24911 comes P-MQFP-64 package.
Data Sheet
2001-07-16
Quad ISDN 2B1Q Echocanceller Digital Front DFE-Q V2.1
24911
Version
Features
U-Interface Digital part two-chip solution featuring full duplex data transmission reception over two-wire metallic subscriber loops providing ISDN basic rate access IDSL access kbit/s P-MQFP-64 Conforms ANSI T1.601-1998 ETSI (1998) Recommendation ITU-T G.961 2B1Q-block code binary, quaternary) 80-kHz symbol rate mode Data rate system interface programmable Activation/ deactivation controller start-up guard timer (T1) disabled repeater applications Adaptive echo cancellation equalization Automatic gain control polarity adaptation Clock recovery (frame synchronization) applications Built-in wake-up unit activation from power-down state. System Interface IOM®-2 interface with programmable data rates Mbit/s Mbit/s) controlled ports relay driver power feeder control relay driver pins port status pins port
Type 24911
Data Sheet
Package P-MQFP-64
2001-07-16
24911
Introduction Others Software compatible 24911 V1.3 (Quad DFE-Q) Inputs outputs compatible DOUT (open drain) accepts pull-up +3.3 ±0.3 Power Supply Advanced power CMOS technology Extended temperature range 40.to Boundary-Scan, JTAG IEEE 1149.1
Add-On Features Differences with Respect DFE-Q V1.3/V1.2/V1.1 Max. IOM®-2 data rate Mbit/s (DCL= MHz) +3.3 instead power supply Dedicated pins test modes DOUT configurable either open drain push-pull (tristate) output MON-12 class features internal register access Coefficients retrievable MON-12 commands instead MON-8 commands Advanced filter options MON-0 MON-2 messages Error Rate measurement port Additional digital local loops codes 'LTD' 'HI' more supported Optimized LT-state machine JTAG Boundary-Scan with dedicated reset line TRST (replaces power-on reset functionality)
Addressed Applications ISDN Line Cards Central Office ISDN Line Cards Access Networks ISDN Line Cards Systems IDSL Line Cards
Data Sheet
2001-07-16
24911
Introduction
Logic Symbol
Boundary Scan
+3.3V
TRST
/DFE terface
terface
DOUT
PDM0
SLOT0 SLOT1
DFE-Q V2.1
Relay Driver/ tatus
D0A, D0B, D0C, CL15 D3A, D3B, D3C,
Clocks
CLS0 ST00, ST01 ST30, ST31 CLS1 CLS2 CLS3
CRCON
AUTO
Mode Settings
logsym.emf
Figure
Data Sheet
Logic Symbol
2001-07-16
24911
Introduction
System Integration
This paragraph shows DFE-Q V2.1 integrated systems using other Infineon ISDN devices. 24911 DFE-Q optimized following applications: Digital Line Cards Central Office Digital Line Cards Access Networks mode only) applications mode only) Figure Figure illustrate line card solutions with various Infineon line card controllers. DELIC-PB (PEB 20571) supersedes ELIC® (PEB 20550) will feature HDLC controllers on-chip.The DELIC controls devices DFEQ V2.1 single IOM®-2 interface. this application additional clock doubler necessary generate 8.192 clock DFE-Q derived from 4.096 clock DELIC.
Test Unit
V2.1
24902
DFE-Q V2.1
24911
IOM-2
DELIC-PB
20571 Signalling
Q-IHPC
2426
appl_delic.vsd
Figure
16-Line Card Application with DELIC Solution
Data Sheet
2001-07-16
24911
Introduction
Unit
Highw
ELIC
V2.1
24902
DFE-Q V2.1
24911
IOM®
20550
Signalling
IDEC
2075
µC-Bus
Q-IHPC
2426
C165/6
appl_elic.v
Figure
16-Line Card Application with ELIC®/ IDEC® Solution
Figure shows channel line card application realized AFE/ DFE-Q chip sets: AFE-PLL generates synchronized 15.36 clock provides master clock CL15 other devices. internal first synchronizes 15.36 master clock onto reference clock either 2048 kHz. Infineon recommends feed clock input DFE-Q V2.1 reference clock input (pin CLOCK) from same clock source. second deactivated. 15.36 master clock applied CL15. CL15 configured input clamped either VSS. XOUT left open CLOCK shall tied GND.
Data Sheet
2001-07-16
24911
Introduction
15.36MHz
2048kHz Reference Cock
Hybrid Hybrid Hybrid Hybrid
XOUT
CLOCK
PDM0.3 15.36MHz
V2.1
24902
CL15
DFE-Q V2.1
24911
CL15
DOUT
15.36MHz
1-4MBit/s
Hybrid Hybrid Hybrid Hybrid
CL15
CL15 PDM0.3
V2.1
24902
XOUT CLOCK
DFE-Q V2.1
24911
VDD/
N.C.
clkchain1.v
Figure
Connecting AFE/DFE-Q Chip Sets
DFE-Q devices supplied first CL15 with synchronized 15.36 clock. IOM®-2 channels DFE-Q devices assigned programmed slot pins. Starting from channel 0/4/8/12 always four subsequent channels occupied. Alternatively clocking scheme shown Figure applied more than devices clocked (e.g. 16-channel line card application). Instead supply with master clock CL15, here 15.36 master clock input XIN. Thereby CL15 configured output passes 15.36 clock attached DFE-Q. clock chain extended same another AFE/DFE-Q chip sets 16-channel line card application realized with just single crystal. Note that 15.36 clock inverted once input output CL15. This duty cycle recovered again.
Data Sheet
2001-07-16
24911
Introduction
15.36MHz
2048kHz Reference Cock
Hybrid Hybrid Hybrid Hybrid
XOUT
CLOCK
PDM0.3 15.36MHz
V2.1
24902
CL15 15.36MHz N.C.
DFE-Q V2.1
24911
CL15
DOUT
1-4MBit/s
Hybrid Hybrid Hybrid Hybrid
XOUT
CLOCK
PDM0.3 15.36MHz
V2.1
24902
CL15 15.36MHz N.C.
DFE-Q V2.1
24911
CL15
Hybrid Hybrid Hybrid Hybrid
XOUT
CLOCK
V2.1
24902
CL15
clkchain2.vsd
Figure
Recommended Clocking Scheme More Than DFE-Q/AFE Chip Sets
Data Sheet
2001-07-16
24911
Introduction
Operational Overview
DFE-Q V2.1 operates always mode. Other operating modes known from former versions DFE-Q further supported. System Interface Configurations following parameters system interface configurable: Open Drain/ Push-Pull Mode Configured open drain output DOUT floating pull-up resistor required. push-pull mode output high impedance outside active time slots. IOM®-2 Channel Assignment IOM®-2 channels always assigned blocks four.
SLOT1 IOM®-2 Data Rates
SLOT0
Assigned IOM®-2 Channels
Frequency [kHz] 2048 3072 4096 6144 8192
Data Rate [kBit/s] 1024 1536 2048 3072 4096
IOM®-2 Channels
Send Single Pulses Test Mode test mode 'Send Single Pulses' +/-3 pulses spaced transmitted lines. test mode activated SSP= '1'. test function well stimulated C/I= besides fact that selection impacts line ports while selection impacts only chosen line.
Data Sheet
2001-07-16
24911
Introduction Data Through Mode test mode 'Data Through' U-transceiver forced enter 'Transparent' state issue SL3T (see Table independently wake-up protocol. test mode activated '1'. test function well stimulated C/I= besides fact that selection impacts line ports while selection impacts only chosen line.
Data Sheet
2001-07-16
24911
Descriptions
Descriptions
Diagram
(top view)
SLOT1 CRCON CLS2 SLOT0 AUTO CLS3 TRST
P-MQFP-64
N.C.
CLS0 ST00 ST01 ST10 ST11 ST20 ST21 CLS1 ST30 ST31
DOUT DSFM
CL15 PDM3 PDM2 PDM1 PDM0
pinning.vsd
Figure
Data Sheet
Configuration used)
2001-07-16
24911
Descriptions
Definitions Functions
Definitions Functions Symbol Input Output Function
Table
IOM®-2 Interface Frame Synchronization Clock (8kHz) start first B1-channel time-slot marked, expected least periods. Data Clock clock rate ranges from 2048 8192 (1024 4096 kBit/s) Data input IOM®-2 data synchronous clock Data output IOM®-2 data synchronous clock
DOUT
(OD/ PuP)
Mode Selection Pins Reset triggers asynchronous reset, Schmitt trigger input '1'= inactive '0'= active IOM®-2 Channel Slot Selection assigns IOM®-2 channels blocks SLOT1, '00'= IOM®-2 channels '01'= IOM®-2 channels '10'= IOM®-2 channels '11'= IOM®-2 channels SLOT1 (PD) IOM®-2 Channel Slot Selection assigns IOM®-2 channels blocks
SLOT0
Data Sheet
2001-07-16
24911
Descriptions Table Definitions Functions (cont'd) Symbol DSFM Input Output (PD) Function Disable Super Frame Marker Inhibits evaluation super frame marker FSC. transmitted superframe affected pulse shorter than clock periods. position transmitted superframe synchronized short pulses. Push Pull Mode push pull mode actively driven during occupied time slot, outside active time slots DOUT high impedance (tristate) '1'= configures DOUT push/pull output '0'= configures DOUT open drain output Check On/Off defines condition which MON-2 messages will passed setting effect ports (see Table CRCON evaluated only after hardware reset. '1'= Check MON-2 messages issued M4-bit forwarded statemachine CRC-check U-superframe containing M4-bit changes (MFILT= 0011 0xxx) '0'= Check MON-2 messages issued every time change least overhead bits (M4,5,6) U-interface detected, regardless checksum status. M4-bit forwarded statemachine with triple-last-look filtering (TLL). (MFILT= 0000 0xxx) reserved, clamp high
(PD)
CRCON
(PD)
Data Sheet
2001-07-16
24911
Descriptions Table Definitions Functions (cont'd) Symbol AUTO Input Output Function reserved, clamp Auto Mode selects auto transparent mode channel processing, setting effect ports '1'= auto mode (MFILT= xxxx x100) '0'= transparent mode (MFILT= xxxx x001) Send Single Pulses (SSP) Test Mode '1'= alternating +/-3 pulses issued line ports intervals '0'= deactivated, clamp used This function corresponds selection C/I= besides fact that selection impacts line ports while selection impacts only chosen line Data Through (DT) Test Mode enables/disables test mode '1'= test mode enabled, U-transceiver forced line ports enter 'Transparent' state '0'= test mode disabled This function corresponds selection C/I= besides fact that selection impacts line ports while selection impacts only chosen line
Interface Analog Front CL15 PDM0 15.36 Master Clock Input Pulse Density Modulated Receive Data Line Port pulse density modulated stream from 24902 Quad that output from second-order sigma-delta
Data Sheet
2001-07-16
24911
Descriptions Table Definitions Functions (cont'd) Symbol PDM1 Input Output Function Pulse Density Modulated Receive Data Line Port pulse density modulated stream from 24902 Quad that output from second-order sigma-delta Pulse Density Modulated Receive Data Line Port pulse density modulated stream from 24902 Quad that output from second-order sigma-delta Pulse Density Modulated Receive Data Line Port pulse density modulated stream from 24902 Quad that output from second-order sigma-delta Serial Data Receive Line interface signal from 24902 Quad that transports level detect information wake-up recognition lines Serial Data Transmit Line interface 24902 Quad transmit control data. Transmission based clock CL15 (15.36 Mbit/s). each line port following bits exchanged: TD0, TD1: Transmit data RANGE: Range select LOOP: Analog loopback switch PDOW: Power down/power Synchronization information
PDM2
PDM3
Data Sheet
2001-07-16
24911
Descriptions Table Definitions Functions (cont'd) Symbol Input Output Function
Relay Driver/ Status Pins Relay Driver Pins Line Port addressable MON-8 command IOM®-2 channel 0/4/8/12. logic values positions A,B,C, MON-8 command 'SETD' determine output setting. Default value after pin-reset low. C/I-code reset does affect current status. Relay Driver Pins Line Port addressable MON-8 command IOM®-2 channel 1/5/9/13. logic values positions A,B,C, MON-8 command 'SETD' determine output setting. Default value after pin-reset low. C/I-code reset does affect current status. Relay Driver Pins Line Port addressable MON-8 command IOM®-2 channel 2/6/10/14. logic values positions A,B,C, MON-8 command 'SETD' determine output setting. Default value after pin-reset low. C/I-code reset does affect current status. Relay Driver Pins Line Port addressable MON-8 command IOM®-2 channel 3/7/11/15. logic values positions A,B,C, MON-8 command 'SETD' determine output setting. Default value after pin-reset low. C/I-code reset does affect current status. Status Line Port change status passed IOM®-2 channel 0/4/8/12 MON-8 message 'AST' positions Connect either used.
ST00 ST01
Data Sheet
2001-07-16
24911
Descriptions Table Definitions Functions (cont'd) Symbol ST10 ST11 Input Output Function Status Line Port change status passed IOM®-2 channel 1/5/9/13 MON-8 message 'AST' positions Connect either used. Status Line Port change status passed IOM®-2 channel 2/6/10/14 MON-8 message 'AST' positions Connect either used. Status Line Port3 change status passed IOM®-2 channel 3/7/11/15 MON-8 message 'AST' positions Connect either used.
ST20 ST21
ST30 ST31
Test Pins CLS0 msec clock synchronized received Superframe Port used monitoring test purposes Note: delay between both signals vary from activation activation. CLS1 msec clock synchronized received Superframe Port used monitoring test purposes Note: delay between both signals vary from activation activation. CLS2 msec clock synchronized received Superframe Port used monitoring test purposes Note: delay between both signals vary from activation activation.
Data Sheet
2001-07-16
24911
Descriptions Table Definitions Functions (cont'd) Symbol CLS3 Input Output Function msec clock synchronized received Superframe Port used monitoring test purposes Note: delay between both signals vary from activation activation. JTAG Boundary Scan TRST (PU) (PU) (PU) Test Clock Test Mode Select internal pullup resistor (160 Test Data Input internal pullup resistor (160 Test Data Output JTAG Boundary Scan Disable resets controller state machine (asynchronous reset), active low, internal pullup (160 Clamp TRST Boundary Scan logic used '1'= reset inactive '0'= reset active
Power Supply Pins
PuP:
3.3V ±0.3V supply voltage ground
Open Drain Push Pull Internal Pull Down (e.g. kOhms) Internal Pull (e.g. kOhms)
Data Sheet
2001-07-16
24911
Descriptions
Pinning Changes from DFE-Q V1.3 DFE-Q V2.1
Table
Pinning Changes V2.1 DSFM N.C. SLOT1 CRCON SLOT0 TRST V1.3 N.C. DSYNC N.C. CRCON SLOT Comment function suppression short evaluation additional push-pull mode DOUT eases interface adaptation obsolete increased data rate requires additional SLOT Page dedicated mode obsolete renamed dedicated 'Send Single Pulses' test mode function removed dedicated 'Data Through' test mode BScan power-on-reset replaced dedicated reset line
Data Sheet
2001-07-16
24911
Functional Description
Functional Description
Functional Overview
functional overview DFE-Q V2.1 given Figure Besides signal processing frame formatting blocks 24911 features on-chip activation/ deactivation controller programmable general purpose pins control test relays power feeding circuits. application specific core services four Ulines cuts chip size minimum.
V2.1
DFE-Q V2.1
Hybrid
Protocol Processing Unit
2B1Q Encode
Echo Cance
Filter
ction
cove
Equalize
2B1Q code
Fram
Inte rface Unit
IOM-2®
Bandgap, Refer.
Figure
Block Diagram Data Flow (DFE-Q V2.1 V2.1)
Data Sheet
Activation/De activation Controlle
Clock neration
Mode Setting
Control
Clocks
Mode Pins
General Purpose I/Os
dataflow
2001-07-16
24911
Functional Description
IOM®-2 Interface
IOM®-2 interface four-wire serial interface providing symmetrical full-duplex communication link layer-1 layer-2 backplane devices. transports user data, control/programming status information dedicated time multiplexed channels. structure used follows D-channel structure ISDN. ISDN-user data rate kbit/s U-interface transmitted transparently both directions IOM®) over interface.
IOM®-2 Slave
IOM®-2 Master
Last Frame Frame Frame Frame
iomif.emf
Figure
Clock Supply Data Exchange between Master Slave
Frame Sync Signal signal delimiting frames. This signal used determine start frame. data clocked Data Clock (DCL) which operates twice data rate. data clock square wave signal with duty cycle ratio typically 1:1. Incoming data sampled falling edge DCL-clock. Data carried over Data Upstream (DU) Data Downstream (DD) signals. upstream downstream directions always defined with respect exchange: Downstream refers information flowing from exchange subscriber, upstream defined vice versa. output line operating either open drain push-pull output. Both modes selected signal "PUP". open drain mode external pull-up resistor required. absence pull-up resistor automatically recognized (i.e. push-pull detection).
Data Sheet
2001-07-16
24911
Functional Description Within FSC-period, transmitted, corresponding DCLfrequencies ranging from 2048 8192 kHz. following table shows possible operating frequencies IOM®-2-interface. Table IOM®-2 Data Rates Data Rate [kBit/s] 1024 1536 2048 3072 4096 IOM®-2 Channels
Frequency [kHz] 2048 3072 4096 6144 8192
3.2.1
IOM®-2 Interface Frame Structure
typical IOM®-2 line card application comprises DCL-frequency 4096 with nominal rate 2048 kbit/s. Therefore eight channels available, each consisting basic frame with nominal data rate kbit/s. downstream data (DD) transferred signal DIN, upstream data (DU) signal DOUT. IOM®-2 channel assignment programmable strapping (SLOT1,0). basic IOM®-2 frame clocking structure consists
channel bits
Monitor
Command Indicate
64-kbit/s channels monitor channel transferring maintenance information between layer-1 layer-2 devices bits 16-kbit/s D-channel Four command indication (C/I) bits controlling layer-1 functions (activation/ deactivation additional control functions) layer-2 controller bits handling monitor channel
Data Sheet
2001-07-16
24911
Functional Description
Figure
Multiplexed Frame Structure IOM®-2 Interface
3.2.2
Superframe Marker Function
start superframe programmed high-phase lasting single DCL-period. high-phase more) DCL-periods transmitted other IOM®-2-frame starts. optional include superframe markers every 96th "frame synchronization" signal. remaining FSC-clocks must least DCL-periods duration. superframe marker used high-phases need least DCLperiods duration. With function enabled next outgoing basic frame defines start superframe inverted sync word (see Figure 11). This positions IOM®-2 superframe more arbitrary definite within tolerance
Data Sheet
2001-07-16
24911
Functional Description
Fixed Chip Internal Delay
IOM-2 Frame IOM-2 Frame (12)
2B+D
Bits
2B+D
Bits
Superframe Start
sf_pos.emf
Figure
Superframe Marker
superframe marker used, high-phases need least DCL-periods duration. relationship between IOM®-2-superframe LT-side, U-frame IOM®-2-superframe NT-side fixed after activation U-interface. I.e. data inserted LT-side first B1-channel after IOM®-2-slave superframe marker will always appear NT-side with fixed offset, e.g. B1-channel after master superframe marker. After activation this relationship (offset) different. Note: evaluation short DFE-Q V2.1 suppressed DSFM (see Page 13).
3.2.3
IOM®-2 Command/ Indicate Channel
Command/Indication (C/I) channel carries real-time control status information between DFE-Q V2.1 layer-1 control device. code must applied consecutive IOM®-2 frames considered valid, unconditional commands (i.e. RES, SSP, commands states "Test" "Reset") must applied before they recognized. indication issued permanently DFE-Q V2.1 DOUT until indication needs forwarded. code wide located positions 27-30 each time-slot. listing explanation U-transceiver codes found page 3-54.
3.2.4
IOM®-2 Monitor Channel
Monitor channel represents second method initiating reading U-transceiver specific information. Features monitor channel supplementary command/indicate channel. Unlike command/indicate channel with emphasis status control, monitor channel provides access internal bits (maintenance, overhead) test functions (local loop-backs, block error counter etc.).
Data Sheet
2001-07-16
24911
Functional Description Besides known MON-0/2/8 commands class, MON-12 introduced DFE-Q V2.1: MON-12 Class MON-12 commands DFE-Q V2.1 provides ability address parts device internal register thus address functions that have been added with version 2.1. MON-12 commands always prioritized processed first other Monitor commands outstanding. Chapter 3.2.5 details. This means that Monitor commands split into four categories. Each category derives name from first nibble bits) byte long message. These are: MON-12(Internal Register Map) MON-0(Transparent Channel) MON-2(Overhead Bits) MON-8(Local Functions)
order list above corresponds priority attributed each category. MON12 commands always processed first. MON-0 messages will transmitted before MON-2 messages case several messages initiated simultaneously. various MON-0, MON-2 MON-8-commands discussed detail Chapter "Monitor Commands" Page 110. Structure structure Monitor channel wide, located position every time-slot. Monitor commands/messages sent to/from U-transceiver always bytes long. Transmission multiple monitor bytes specified IOM®-2 (see next section "Handshake Procedure" details). handshake control multiple byte transfers, monitor read "MR", monitor transmit "MX", every time-slot used. Verification double last-look criterion implemented monitor channel. monitor message that received consecutively after change been detected identical message that received before message will aborted. Handshake Procedure IOM®-2 provides sophisticated handshake procedure transfer monitor messages. handshake control bits, assigned each IOM®-2 frame DOUT). monitor transmit (MX) indicates when byte been issued monitor channel (active low). transmitter postpones transmitting next information until correct reception been confirmed. correct reception will confirmed setting monitor read (MR) low.
Data Sheet 2001-07-16
24911
Functional Description monitor channel full duplex operates pseudo-asynchronous base, i.e. while data transfer takes place synchronized frame synchronization, flow monitor data controlled MX-bits. Monitor data will transmitted repeatedly until reception acknowledged. Figure illustrates monitor transfer maximum speed. transmission 2-byte monitor command followed 2-byte response requires minimum IOM®-2 frames (reception frames transmission frames 1.875 ms). case controller able confirm receipt first response byte frame immediately following MX-transition DOUT from high (i.e. frame byte saved frames frames). Transmission reception monitor messages performed simultaneously U-transceiver. procedure depicted Figure would possible Utransceiver transmit monitor data frames (excluding EOM-indication) receive monitor data from frame onwards.
1/2:Monitor message byte 1/2:Monitor response byte
Figure Idle State
Handshake Protocol with 2-Byte Monitor Message/Response
After bits have been held inactive (i.e. high) more successive IOM®-frames, channel considered idle this direction.
Data Sheet
2001-07-16
24911
Functional Description Standard Transmission Procedure first byte monitor data placed external controller line DFE-Q V2.1 activated (low; frame DFE-Q V2.1 reads data monitor channel acknowledges setting MR-bit DOUT active transmitted bytes identical received frames (frame because data already read compared while MX-bit activated). second byte monitor data placed controller MX-bit inactive single IOM®-frame. This performed time convenient controller. DFE-Q V2.1 reads data byte monitor channel after rising edge been detected. frame immediately following MX-transition activeto-inactive, MR-bit DOUT inactive. MR-transition inactive-to-active exactly IOM®-frame later regarded acknowledgment external controller (frame 4-5). acknowledgement DFE-Q V2.1 will always sent IOM®-frames after activation data byte. After both monitor data bytes have been transferred DFE-Q V2.1, controller transmits "End Message" (EOM) setting MX-bit inactive more IOM®-frames (frame 5-6). frame following transition MX-bit from active inactive, DFE-Q V2.1 sets MR-bit inactive case step detects EOM, keeps MR-bit inactive (frame transmission monitor command controller complete. DFE-Q V2.1 requested return answer will commence with response soon possible. Figure illustrates case where response sent immediately. procedure response similar that described points except transmission direction. assumed that controller does latch monitor data. this reason additional frame will required acknowledgement. Transmission monitor byte will started DFE-Q V2.1 frame immediately following acknowledgment first byte. U-transceiver does delay monitor transfer. Transmission Abortion detected after first monitor bytes, received bytes identical first received frames, transmission will aborted through receiver setting MR-bit inactive more IOM®-2-frames. controller reacts with EOM. This situation illustrated Figure
Data Sheet
2001-07-16
24911
Functional Description
Figure
Abortion Monitor Channel Transmission
3.2.5
MON-12 Protocol
MON-12 commands feature direct access device internal register Monitor channel. This means, although DFE-Q V2.1 features microcontroller interface, internal register functions directly addressed MON-12 commands. MON-12 read request command must first acknowledged DFE-Q V2.1 before subsequent read request triggered. case failure condition DFE-Q V2.1 repeats last outstanding MON-12 answer. MON-12 commands prioritized over other classes. Note: Register read access MON-12 commands possible state 'Deactivated'. However, register read access MON-12 commands still possible state 'Reset' active states except 'Deactivated'. U-interface functions addressed, value register LP_SEL determines register bank channel that referred result desired line port number must programmed first register LP_SEL before U-interface register accessed. this reason MON-12 commands issued simultaneously different IOM®-2 channels, must issued consecutively they address U-interface functions. registers that addressable MON-12 commands please refer "Detailed Register Description" Page 121. MON-12 commands following format: MON-12 write command comprises bytes, first byte contains MON-12 header, second byte register address, third byte register value.
Data Sheet 2001-07-16
24911
Functional Description
Byte 1100 MON-12 Byte AAAA AAAA Byte DDDD DDDD
Register Address
Register Value
MON-12 read request command comprises bytes, first byte contains MON-12 header, second byte register address data that requested.
Byte 1100 MON-12 Byte AAAA AAAA
Register Address
After read request DFE-Q V2.1 reacts with 3-byte message. MON-12 read answer comprises bytes, first byte contains MON-12 header, second byte register address, third byte register value.
Byte 1100 MON-12 Byte AAAA AAAA Register Address Byte DDDD DDDD Register Value
Data Sheet
2001-07-16
24911
Functional Description
Interface Analog Front
interface 24902 V2.1 6-wire interface (see Figure 14). transmit receive data exchanged well control information start-up procedure means time division multiplexing. transmit data, power-up/down information, range function analog loopback requests transferred. level status information received line ports. PDM0.PDM3 output data from transferred DFE-Q V2.1. timing signals based 15.36 master clock which provided AFE.
V2.1
24902
PDM0 PDM1 PDM2 PDM3
DFE-Q V2.1
24911
dfe_afe_if.vsd
Figure
Interface Analog Front
available bits (related 15.36 clock) SDR/SDX during period divided into time-slots. time-slots bits long reserved data transmission, time-slot bits long used synchronization purposes. DFE-Q V2.1 uses four them, time-slots Table shows assignment IOM®-2 channels time-slots SDX/SDR assignment time-slots line ports. Table Assignments IOM® Channels Time-Slots SDX/SDR Line Ports Time-Slot
IOM®-2 Channel 0/4/8/12 1/5/9/13 2/6/10/14 3/7/11/15
Data Sheet
Line Port
2001-07-16
24911
Functional Description status synchronized SDX. Each time-slot carries corresponding during last bits slot.
Figure
Frame Structure SDX/SDR
data interpreted follows: NOP: no-operation-bit none control bits (PDOW, RANGE LOOP) shall changed. values control bits assigned line port latched. states control bits ignored, they should reduce digital cross-talk analog signals. NOPQ least control bits shall changed. this case control bits transmitted with their current values. PDOW '1', assigned line port switched powerdown. Otherwise switched power-up. RANGE activates range function which attenuates received Usignal '1'= RANGE function activated (short line) '0'= RANGE function deactivated (long line) LOOP activates loop function, i.e. loop closed. Otherwise line port normal operation. First time-slots with transmission data. synchronization allocation SDX, SDR. Reserved bit. Reserved bits currently defined shall '0'. Some these bits used test purposes assigned function later versions.
PDOW: RANGE:
LOOP: "0":
2B1Q data coded with bits TD2, TD1, TD0:
Data Sheet 2001-07-16
24911
Functional Description Table 2B1Q Coding Table care care
2B1Q Data
data interpreted follows: level detect information communicated DFE-Q V2.1 SDR. signal amplitude reaches wake-up level, toggles with signal frequency. input signal U-interface below wake-up level, tied either high. First time-slots with transmission data. synchronization allocation SDX, SDR.
Data Sheet
2001-07-16
24911
Functional Description
General Purpose I/Os
DFE-Q V2.1 features general purpose pins line port. This transparent control test relays power feeding circuits possible IOM®-2 Monitor channel. Four pins outputs, inputs. Setting Relay Driver Pins Four relay driver output pins (where denotes line port specifies pin) available line port. logic state four relay driver outputs which assigned same line port single MON-8 command, called 'SETD'. value latched long other SETD command with different relay driver settings received. state relay driver pins affected software reset (C/I= RES). state relay driver pins after hardware reset ,,low". Reading Status Pins Each line port owns status pins (where 0,1, denotes line port specifies pin) whose logical value reported associated Monitor channel. signal change status pins ST1.4 causes automatically issue two-byte MON-8 message 'AST' whose least significant bits reflect status STij. However, this automatic mechanism only enabled again, previous status message been transferred acknowledged correctly according Monitor channel handshake protocol. takes DFE-Q V2.1 least IOM®-2 frames transmit 2-byte MON-8 message. Thus, repeated changes within periods shorter than IOM®-2 frames will overwrite status register information. this reason only value last recent status change will reported. Note that MON-8 transfer time depends also reaction time (acknowledge MR-bit) DFE-Q counterpart. Besides this automatic report DFE-Q V2.1 will issue status Monitor message 'AST' upon MON-8 request 'RST' STij pins have tied either GND, they used.
Data Sheet
2001-07-16
24911
Functional Description
Clock Generation
U-transceiver synchronize onto externally provided PTT-master clock. phase locked loop (PLL) integrated (PEF 24902) generate 15.36 system clock. synchronized system clock guarantees that U-interface transmission will synchronous PTT-master clock. able synchronize onto 2048 system clock. Infineon recommends however feed clock input DFE-Q V2.1 reference clock input (pin CLOCK) from same clock source. Please refer 24902 Data Sheet further details PLL. connection clock output line with DFE-Q V2.1 clock input line (CL15) please refer Figure Figure
U-Transceiver Functions
U-interface establishes direct link between exchange terminal side. consists copper wires. Quad uses four differential outputs (AOUT, BOUT) four differential inputs (AIN, BIN) transmission reception. These differential signals coupled four hybrids four transformers four two-wire U-interfaces. nominal peak values correspond chip output U-interface. Direct access U-interface possible. user data inserted extracted IOM®-2 interface. Control maintenance bits partly provided IOM®-2 monitor commands. remaining maintenance bits fully controlled DFE-Q V2.1 itself allow external influence (e.g. CRC-checksum).
2B1Q Frame Structure
Transmission over U2B1Q-interface performed symbol rate kBaud. code used reduces binary informations quaternary symbol (2B1Q) resulting total rate kbit/s. kbit/s user data kbit/s used maintenance synchronization information. Data grouped together into U-superframes each. beginning superframe marked inverted synchronization word (ISW). Each superframe consists eight basic frames (1.5 which begin with standard synchronization word (SW) contain bits information. structure U-superframe illustrated Figure Figure
<-1. Basic Frame Basic Frame Basic Frame
Figure
Data Sheet
U-Superframe Structure
2001-07-16
24911
Functional Description
(Inverted) Synch Word Quat)
User Data Bits (108 Quat)
Maintenance Data Bits Quat)
Figure
U-Basic Frame Structure
information bits contain data from IOM®-frames, remaining bits used transmit maintenance information. Thus maintenance bits available U-superframe. They used transmit EOC-messages bit), Maintenance (overhead) bits checksum bit). Table 2B1Q U-Frame Structure
Framing Quat Positions Positions Super Frame Basic Frame 2,3. dir. dir. Sync Word Overhead Bits
ACT/
CRC1 CRC3 CRC5 CRC7 CRC9
FEBE CRC2 CRC4 CRC6 CRC8
EOCa1 EOCa2 EOCa3 EOCd EOCi3 EOCi6 EOCi1 EOCi4 EOCi7 EOCi2 EOCi5 EOCi8
EOCa1 EOCa2 EOCa3 EOCd EOCi3 EOCi6 EOCi1 EOCi4 EOCi7 EOCi2 EOCi5
EOCi8 CRC11 CRC12
Data Sheet
2001-07-16
24911
Functional Description
Inverted Synchronization Word (quad): Synchronization Word (quad): Cyclic Redundancy Check Embedded Operation Channel Activation Deactivation Colt Start Only U-Only Activation S-Activity Indicator Far-end Block Error FEBE Power Status Primary Source Power Status Secondary Source NT-Test Mode NAlarm Indication Network Indication -3-3+3+3+3-3+3-3-3 +3+3-3-3-3+3-3+3+3 address data message information (data message) Layer ready communication informs that will turn NT-activation with cold start only U-only activated S-interface deactivated Far-end block error occurred Primary power supply Secondary power supply busy test mode Interruption (according ANSI) function (reserved)
FEBE NAIB
Maintenance Channel
last three symbols bits) form kbit/s M(Maintenance)-channel used exchange operations maintenance data between network Approved M-bit data first processed then reported system Monitor channel messages (MON-0, MON-2). MON-0/ MON-2 mapping M1-3 bits over four basic frames constitute complete word. words exchanged across IOM®-2 interface MON-0 messages. overhead bits (M4,M5,M6) U-superframe collected transported MON-2 message. Figure shows detail maintenance bits received U-superframe mapped MON-0 MON-2 messages. M1-6 Filtering Options reduce processor load DFE-Q V2.1 provides several programmable filters issue MON-0 MON-2 messages. following paragraphs various verification algorithms provided control mechanism overhead bits (M4,M5,M6) presented. verification method received M-channel data programmed MFILT register using MON-12 protocol. following options provided:
Data Sheet
2001-07-16
24911
Functional Description
U-Frame Structure
Super Frame Basic Frame DEA/PS1 SCO/PS2 1/N1/CSO UOA/SAI AIB/NIB CRC1 CRC3 CRC5 CRC7 CRC9 CRC11 FEBE CRC2 CRC4 CRC6 CRC8 CRC10 CRC12
MON-0/2 Correspondence
Super Frame Basic Frame CRC1 CRC3 CRC5 CRC7 CRC9 CRC11 CRC2 CRC4 CRC6 CRC8 CRC10 CRC12
MON-0 MON-0 Format
Byte ON-0 Addres
MON-2
Byte Code
MON-2 Format
Byte ON-2 Byte Single Bits xcept CRC)
mon02corrsp.emf
Figure
Data Sheet
MON-0/2 M-Bit Correspondence
2001-07-16
24911
Functional Description (M1-M3) Filtering first three M-bits (M1-M3) each basic U-frame constitute command/ message. different commands their meaning next paragraph. register MFILT following operating modes set: Automode (MFILT.EOC= '100') automode received messages checked 'triple-last-look' (TLL) before they signalled system MON-0 message. Return Message Reception Function activated (see "EOC Auto Mode" Page 47). Transparent mode (MFILT.EOC= '001') transparent mode received messages forwarded MON-0 system interface. This means that every MON-0 message issued. Transparent mode with Change function active (MFILT.EOC= '010') Only change message been detected received message reported MON-0 message. Transparent mode with active (MFILT.EOC= '011') change only reported MON-0 command been detected least three consecutive messages. more details commands messages processing please refer chapter page Overhead (M4, Filtering bits used communicate status maintenance functions between transceivers. meaning position depends direction transmission (upstream/downstream) operation mode (NT/LT). Table different meaning bits. reflect change system status value bits shall repeated least three consecutively transmitted superframes. overhead bits binary when leaving power-down state. Four different validation modes selected take effect base. Only received change been approved programmed filter algorithm corresponding MON-2 message issued. following filter algorithms provided: Change (MFILT.M4= 'X00') Triple-Last-Look (TLL) coverage (MFILT.M4= 'X01') coverage (MFILT.M4= 'X10') coverage (MFILT.M4= 'X11')
Some bits, ACT, UOA, have destinations, state machine system interface. MFILT register user decide whether bits which input state machine shall approved (MFILT.M4= '0XX')
Data Sheet
2001-07-16
24911
Functional Description same verification mode (MFILT.M4= '1XX') selected issue MON2 message. user choice program following options filtering bits changes except FEBE bits: Same validation algorithm programmed bits (MFILT.M56= 'X0' default setting) Note that unlike bits bits included CRC! Change (MFILT.M56= 'X1') Note: issue corresponding Monitor messages delayed Usuperframe) received M-bits covered. This M-bit data checked with actual which received U-superframe later. Filter Setting AUTO CRCON Once after reset, settings both AUTO CRCON pins evaluated MFILT register preset follows. setting AUTO determines operational mode Embedded Operations Channel: AUTO selects automode line ports corresponds following register setting MFILT xxxx x100. AUTO selects transparent mode line ports corresponds following register setting MFILT xxxx x001. CRCON filter mode overhead bits activated deactivated (See Table CRCON enables mode line ports corresponds following register setting MFILT 0011 0xxx. CRCON disables mode line ports corresponds following register setting MFILT 0000 0xxx. Note that setting only evaluated once after reset. This fact allows reprogram verification modes later MON-12 command. MFILT register setting evaluated each time U-transceiver enters DEACTIVATED state. Figure summarizes various filtering options that provided several bits Maintenance channel
Data Sheet
2001-07-16
24911
Functional Description
M1-3 (EOC) Change
MON-0
MFILT.EOC(Bit3,2,1)
State Machine
MFILT.M4(Bit5)
Change
MON-2
MFILT.M4(Bit4,3)
Change
MON-2
MFILT.M56(Bit6)
456_filter.em
Figure
Maintenance Channel Filtering Options
Table CRCON CRCON
Overhead Bits Filter Setting CRCON Towards ("single" bits) Towards System (M4, bits) change change
Data Sheet
2001-07-16
24911
Functional Description
3.8.1
Reporting State Machine
Figure illustrates point time when detected change reported system interface when reported state machine: towards system interface MON-2 messages might sent after complete U-superframe received, whereas towards state machine M4-bit changes (ACT, SAI) instantly passed soon they were approved (default setting register MFILT, "MFILT M-Bit Filter Options" Page 122). context Figure this means that verified change already reported basic frame instead basic frame
CRCON on-change MON2
change
CRCNearend (SF1)
CRCFarend (SF1)
MON2
CRCON on-change MON2
change
change
change
MON2
MON12: MFILT 14H: CRCR on-change MON2
change
change
change
MON2
m4tim2sm_a.emf
Figure
Data Sheet
Report Timing
2001-07-16
24911
Functional Description However, same filter selected towards state machine programmed towards system interface Bit5= register MFILT) user aware that mode active state machine informed next Usuperframe.
Data Sheet
2001-07-16
24911
Functional Description
3.8.2
Control Mechanisms
Figure Figure show control mechanisms that provided data: M4WMASK register user selectively program which bits externally controlled which internal state machine. M4WMASK then value U-transmit frame determined value corresponding position MON-2 command. Note that MON-8 command PACE/PACA corresponds M4WMASK register. selected whether state machine MON2 commands. Note: During Local Loop test mode (C/I-input 'ARL'), user must neither send MON8 PACE/PACA, program register M4WMASK. Otherwise, switching back forth between PACE/PACA will easily cause failure where SAI/UOA bits toggle permanently. M4RMASK register user selectively program which changes shall cause MON-2 message. With respect corresponding (no. M4RMASK decides addition whether value received reported state machine SAI= signalled. Access M4WMASK M4RMASK provided MON-12 protocol. MON-2 commands bits that sent with next available U-superframe. MON-2 messages status last validated data reported. Also default values spare bits, M51, overwritten time MON-2 command. MON-2 messages reports last received verified data.
Data Sheet
2001-07-16
24911
Functional Description
MON-2
codes
Register
State Machine
M4WMASK
'1'= Reg. '0'=
M4WMASK.Bit6= MON-8(PACE, PACA)
Transmit Superframe
OPMODE.FEBE
M56W Register
FEBE
NEBE Counter
MON-2
m456_dfeq_tx.emf
Figure
Control Transmit Direction
Receive Superframe
MFILT.M4
Filtering (per bit)
MFILT.M56
Filtering (per bit)
Register
NPS2
M56R Register
NEBE FEBE
M4RMASK
'0'= enabled '1'= disabled
M4WMASK.Bit6 MON-8(PACE/ PACA)
Monitor Channel Controller
State Machine MON-2
m456_dfeq_rx.emf
Figure
Control Receive Direction
Data Sheet
2001-07-16
24911
Functional Description
3.8.3
Start Maintenance Evaluation
MON-0/2 messages will issued only receiver synchronized. This done avoid meaningless MON-0/2 messages data transmission synchronized. other words, MON-0/2 messages will issued only following states: States Line Active Pending Transparent Deactivated Pending Deactivation Transparent
Data Sheet
2001-07-16
24911
Functional Description
Embedded Operations Channel (EOC)
Embedded Operations Channel (EOC) used transfer data from exchange terminal side vice versa without occupying D-channels. used transmit diagnostic functions signaling information. EOC-data inserted into U-frame positions thereby permitting transmission complete EOC-messages bits) within U-superframe. With MON-0-command complete EOC-message (address field, data/message indicator information field) passed U-transceiver. contains address field, data/message indicator eight-bit information field. With address field destination transmitted message/data defined. Addresses defined repeater stations broadcasting. data/message indicator needs indicate that information field contains message. (0), numerical data transferred Currently numerical data transfer from required. From codes possible information field reserved non-standard applications, reserved internal network eight defined ANSI diagnostic loopback functions. remaining free codes available future standardization. Table Supported EOC-Commands
Address Field Data/ Message Indicator Information (rigin) (estination) Broadcast Repeater stations Data Message Message
LBBD
Data Sheet
2001-07-16
24911
Functional Description Table Supported EOC-Commands
protocol operates repetitive command/response mode. Three identical properly-addressed consecutive messages shall received before action initiated. order cause desired action Line Card controller continues send message until receives three identical consecutive frames from that agree with transmitted frame. response echo received frame. reply echoed frame sent upstream next available returning frame. actions initiated shall latching, permitting multiple EOC-initiated actions effect simultaneously. Latched functions resolved (return-to-normal) command. Access only possible when superframe transmitted. This case following states: Line Active Pend. Transparent Deactivated Pend. Deactivation Transparent
other states than listed above EOC-bits U-interface clamped high.
3.10
Processor
on-chip EOC-processor responsible correct insertion extraction EOC-data U-interface. MON-0-messages provide access device internal EOC-registers. processor performs code repetition. This means that MON-0 message transporting command needs transferred only once EOC-processor programmed automode transparent mode: Auto Mode Acknowledgment: There acknowledgment mode, received messages echoed. Latching: latching performed. Transfer IOM®: 'Return Message Reception Function' enabled soon transmitted command. causes U-transceiver mode compare received verified TLL) messages with last downstream
Data Sheet 2001-07-16
24911
Functional Description transmitted command. MON-0 message issued they prove equal. this particular received message 'different from previous' rule applied. This means that MON-0 message even issued received message different previously accepted. other incoming messages besides echo transmitted downstream will evaluated 'different from previous' verification. received messages will passed independently address used, i.e. only messages addressed with (000) (111) received EOC-messages will transmitted with MON-0-messages. Execution: execution mode, i.e. verified messages cause action execution other than being forwarded system. Transparent Mode Every MON-0-message issued IOM®. contains last received EOCmessage. This occurs even change occurred EOC-channel. "triple-lastlook" performed before MON-0-message sent. Figure summarizes different processing EOC/MON-0 commands/messages mode.
Data Sheet
2001-07-16
24911
Functional Description
MON-0
M1,M2,M3,
MON-0 Transmission Possible (C/I) Indication
Transmit Request will enable Return Message
Execute Echo
Reception Possible (C/I) Indication
MON-0 Auto-Mode Transparent-Mode
M1,M2,M3,
MON-0
ITD04233.vsd
Figure
EOC-Procedure Auto- Transparent Mode
Data Sheet
2001-07-16
24911
Functional Description
3.11
Cyclic Redundancy Check
error monitoring function implemented covering data transmission U-superframe Cyclic Redundancy Check (CRC). computed polynomial
modulo addition)
check digits (CRC bits CRC1, CRC2, CRC12) generated transmitted U-superframe. receiver will compute received data compare with received CRC-bits generated transmitter. CRC-error will indicated both sides U-interface, NEBE (Near-end Block Error) side where error detected, FEBE (Far-end Block Error) remote side. FEBE-bit will placed next available U-superframe transmitted originator. Far-end near-end error indications increment corresponding block error counters exchange terminal side. Figure illustrates CRC-process.
Data Sheet
2001-07-16
24911
Functional Description
IOM®-2
SFR(n)
IOM®-2
G(u)
G(u)
CRC1. CRC12
CRC1. CRC12
SFR(n SFR(n 1.0625) FEBE FEBE Error Counter (MON-8)
(MON-1) NEBE (MON-8) NEBE Error Counter
SFR(n 1.0625) FEBE
G(u)
SFR(n 0.0625)
G(u)
SFR(n 1.0625) FEBE Error Counter
(MON-8) (MON-1) FEBE
SFR(n FEBE SFR(n FEBE
NEBE Error Counter
(MON-8)
crc.em
Figure
Data Sheet
CRC-Process
2001-07-16
24911
Functional Description
3.12
Scrambling/ Descrambling
scrambling algorithm ensures that sequences permanent binary transmitted. defined ETSI ANSI T1.601. algorithms used scrambling descrambling NT-mode given Figure Note that wrong decision receiver automatically leads least three errors. Whether these recorded error counter depends fact whether faulty bits part monitored channels not.
Figure
Scrambler/ Descrambler Algorithms
Data Sheet
2001-07-16
24911
Functional Description
3.13
Encoding/ Decoding (2B1Q)
2B1Q line code 4-level pulse amplitude modulation (PAM) code without redundancy. 2B1Q stands Binary, Quaternary. transmit direction two-bit binary pairs converted into quaternary symbols that called quats. each pair bits first called sign second called magnitude bit. Table shows relationship bits quats. Table 2B1Q Coding Table First (sign) Second (magnitude) Quaternary Symbol (quat)
four values listed under 'Quaternary symbol' table above should understood symbol names, numerical values. receiver, each quaternary symbol converted pair bits reversing table, descrambled finally formed into original stream.
Data Sheet
2001-07-16
24911
Functional Description
3.14
Codes (2B1Q)
operational status DFE-Q V2.1 controlled Control/Indicate channel (C/I-channel). four channels operate completely independently. Table presents existing codes. command indication will recognized valid after been detected five successive IOM®-frames (Unconditional commands must applied before they recognized). Indications strictly state oriented. Refer state diagrams following sections commands indications applicable various states. Commands have applied continuously until command validated DFE-Q V2.1 desired action been initiated. Afterwards command changed. indication issued permanently DFE-Q V2.1 DOUT until indication needs forwarded. Because number states issue identical indications possible identify every state individually. Table Code 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 RES1 Command Indicate Codes (2B1Q) LT-Mode DOUT DEAC
Data Sheet
2001-07-16
24911
Functional Description
DEAC Activation Indication Activation Request Activation Request with Activation Request Local Loop Activation Request Maintenance bits Activation Request without limit Deactivation Request Deactivation Accepted Deactivation Indication Data-Through test mode Error Indication (time-out error RES1 Error Indication (error S/T) Loss Signal Level Deactivation Confirmation Reset Reset receiver Loss Synchronization Send-Single-Pulses test mode U-Activation Indication U-Activation Request Frame Jump Disable
3.15
State Machine Notation
state machines control sequence signals U-interface that generated during start-up procedure. informations contained following state diagrams are: State name U-signal transmitted Overhead bits transmitted C/I-code transmitted Transition criteria Timers
Figure shows interpret state diagrams.
Figure
Data Sheet
Explanation State Diagram
2001-07-16
24911
Functional Description following example explains state diagram extract LT-state diagram. state explained "Deactivated" state LT-mode. state entered either three methods: From state "Receive Reset" after time expired Expired) From state "Tear Down" after internal transition criterion "LSU" fulfilled From state "Reset" "Test" after C/I-command "DR" been sent following information transmitted: sent U-interface overhead bits sent C/I-message "DI" issued DOUT state left either following methods: Leave state "Awake" after wake tone (TN) detected C/I-code present Leave state "Alerting" after C/I-commands "AR", "ARX", "AR0" "UAR" were received Leave state "Reset Loop" after C/I-command "ARL" received Combinations transition criteria possible. Logical "AND" indicated DC), logical "OR" written "or" negation used. start timer indicated with "TxS" ("x" being equivalent timer number). Timers always started when entering state. action resulting after timer expired indicated path labelled "TxE". sections following state diagram contain detailed information states signals used. These details mode dependent differ identically named signals/states. They therefore listed each mode.
Data Sheet
2001-07-16
24911
Functional Description
3.16
Mode State Diagram
Pin-RES C/I= 'RES'
Reset DEAC
Deactivated
T1S,
T1S,
Pin-SSP RES1 C/I= 'SSP' C/I='LTD' SP/SL0
Alerting
Reset Loop
RES1
Test DEAC
Wait
T9S,
Awake Error
T4S,
T4S,
Awake
(T9E LSEC) T1S,
LSEC
EC-Training
Alerting_Error
RES1
LSEC
FW_OK
a=0,d=1 EC-Converged
RES1 (/T1E ARX) (BBD0 BBD1 CRCOK)
a=0,d=1 EQ-Training
LSUE
SL3T a=1,d=1 Pend.Transparent UAI,
/AR0
SL3T**) a=0,d=1 Line Active UAI/FJ LSUE
State Pin-DT LSUE act=1
SL3T a=1,d=1 Transparent AI/FJ EI2/FJ
sai=0 act=0 act=0 sai=1
a=0,d=1 SL3T Deactivated AR/FJ UAI/FJ
sai=0
LSUE
LSUE
T10S
SL3T a=0,d=1 Loss Signal
RES1
SL3T a=0,d=1 Loss Synchr.
RES1
SL3T a=0,d=0 Pend. Deactivation DEAC
T10E
Receive Reset
Tear Down Error
Tear Down DEAC
When state Line Active entered first time
startup 2B+D data must clamped '0', until act= been received from
LT_SM_2B1Q_cust.emf
Figure
Data Sheet
State Transition Diagram LT-Mode
2001-07-16
24911
Functional Description
3.16.1
Inputs U-Transceiver LT-Mode
transition criteria described following sections. They grouped into: C/I-commands settings Events related U-interface Timers
C/I-Commands
Activation Request U-transceiver requested enter power-up state start activation procedure sending wake-up signal case U-transceiver state "Deactivated" recommended always apply before resolve situation tone been detected before. Activation Request with "ACT" U-transceiver requested enter power-up state start activation procedure sending wake-up signal After Training" state "Line Active" will entered independent "ACT" bit. Evaluation "ACT" disabled when received enabled when received. case U-transceiver state "Deactivated" recommended always apply before resolve situation tone been detected before. Activation Request Local Loop-back U-transceiver requested operate analog loop-back (close U-interface) start start-up sequence sending wake-up tone This command issued only after U-transceiver been "Deactivated" state (C/I-channel code issued DOUT) issued continuously long loop-back requested. Activation Request Extended DFE-Q requested enter power-up state start activation procedure sending wake-up signal difference command that activation duration exceed sec. case U-transceiver state "Deactivated" recommended always apply before resolve situation tone been detected before. Deactivation Confirmation 'DC' applied state "Deactivated" DFE-Q transitions state "AWAKE" soon receives wake-up tone from 'DR' applied state "Deactivated" wake request acknowledged. This linecard able reject activation attempt e.g. during service procedure. means 'DC' command also during U-only activation capable control point time when complete transmission line transparent case terminal initiated activation request occurred. state 'S/T Deactivated' with applied code 'UAR' DFE-Q issues 'UOA= receives 'SAI= from deactivated interface. terminal requests activation with 'AR' issued
Data Sheet
2001-07-16
24911
Functional Description
indication 'UAI' switches 'AR'. soon 'DC' applied instead 'UAR' side line transparent, since reflects polarity thus '1'. Deactivation Request This command requests U-transceiver start deactivation procedure setting cease transmission afterwards. DR-code conditional command causing U-transceiver only react states "Reset", "Test", "S/T Deactivated", "Line Active", "Pending Transparent" "Transparent", i.e. when C/Ichannel codes DEAC, UAI, issued DOUT. Data Through This unconditional command used test purposes only forces U-transceiver into transparent state independent wake-up protocol. far-end transceiver needs connected; case far-end transceiver present assumed same condition. Disable This unconditional command forces U-transceiver state Test, where transmits signal SL0. further action initiated. Reset Unconditional command which resets whole chip; note that contrary reset clock signal must provided code processing. Reset reset command resets receiver functions; especially EQ-coefficients zero. RES1-code does reset other than receiver functions (e.g. IOM®-functions relay driver settings). RES1-code should used when U-transceiver entered failure condition (expiry timer loss framing loss signal level) indicated C/I-channel EI3, DOUT. Besides resetting receiver, this command stops transmission U-interface. RES1. Send Single Pulses Unconditional command which requests transmission single pulses U-interface. pulses issued intervals have duration 12.5 chip transferred "Test" state; receiver will reset. Partial Activation Request only) U-transceiver requested enter power-up state start activation procedure U-interface only.
RES1
Pins
Pin-RES Pin-Reset HW-Reset applied released. C/I-message DEAC will issued channels. Send Single Pulses function this same C/I-code channels. C/I-
Pin-SSP
Data Sheet
2001-07-16
24911
Functional Description
message DEAC will issued. high level needs applied continuously transmission single pulses. Pin-DT Data Through function identical with C/I-code channels.
U-Interface Events
"ACT" received from NT-side. signals that detected INFO3 S/T-interface indicates that complete basic access system synchronized both directions transmission. LT-side requested provide transparency transmission both directions respond with setting ACT-bit "1". case loopbacks (loop-back single-channel loop-back NT), however, transparency required even when sending Transparency achieved following manner: U-transceiver performs transparency both directions transmission after receiver achieved synchronization (state EQ-training left) independent status received ACT-bit. status "ready sending" reached when state transparent entered i.e. when C/I-channel indication issued. This valid case normal activation procedure call control. case loop-backs (loop-back single-channel loop-back analog loop-back however, status "ready sending" reached when state line active entered i.e. when C/I-channel indication issued. Until status "ready sending" reached, binary "0s" have passed D-channels DIN. indicates loss transparency NT-side (loss framing loss signal level S/T-interface). U-transceiver informs LT-side issuing C/I-channel indication EI2, performs state change other actions. CRCOK Cyclic Redundancy Check This input used criterion that receiver acquired frame synchronization both coefficients have converged. Loss Framing U-interface This condition fulfilled framing lost upper limit. correlation between synchronization word input signal optimal, issued earlier. Loss Signal Level behind Echo Canceler "Awake" state, this input used indication that ceased transmission signal SN1. EC-training state, this input used internal signal indicating that converged. Loss Signal Level U-interface This signal indicates that loss signal level duration been detected U-interface. This short response time relevant cases where
LSEC
Data Sheet
2001-07-16
24911
Functional Description
waits response signal level) from NT-side, i.e. after deactivation procedure been started after loss framing occurred. LSUE Loss Signal Level U-interface (error condition) After loss signal level been noticed, timer started. After this timer elapsed, LSUE-criterion fulfilled. This long response time (see also LSU) valid cases where prepared lose signal level. Note that represent minimum value; actual loss signal might have occurred earlier, e.g. when long loop LT-side, echo coefficients need readjusted parameters. Only after adjusted coefficient cancel echo completely, loss signal detected timer started long loop remote end, coefficients still correct loss signal will detected immediately). Signal Level behind echo canceler This signal indicates that signal level corresponding from been detected U-interface. Superframe Detected Tone (wake-up signal) received from When "Deactivated" state, U-transceiver requested start activation procedure inform LT-side making C/I-channel code When "Wait state, signal sent acknowledges receipt wake-up signal from When analog loop-back operated, wake-up signal sent LT-transmitter detected LT-receiver. TN-criteria fulfilled when consecutive periods wake-up tone were detected. Binary "1s" detected D-channels This internal signal indicates that period time 6-12 continuous stream binary "0s" "1s" been detected. used criterion that receiver acquired frame synchronization both EQ-coefficients have converged. BBD1 corresponds signals case normal activation BBD0 corresponds internally received signal case analog loop-back possibly loop-back
BBD0/1
Timers start timers indicated TxS, expiry TxE. following Table shows which timers used LT-modes: Table
Timer
Timers Used LT-Modes
Duration (ms) Function 15000 Supervisor start-up TL-transmission Receiver reset Alerting Reset loop State
Data Sheet
2001-07-16
24911
Functional Description
Timer Duration (ms) Function 6000 1000 6000 Re-transmission Supervisor detect Supervisor converge Supervisor detect Hold time Delay time detection Hold time "DEA" transmission State Wait Awake training converge Receiver reset Pend. transparent Awake error Pend. Deactivation
3.16.2
Outputs U-Transceiver LT-Mode
Signals indications issued IOM®-2-interface (C/I-codes) U-interface (predefined U-signals). C/I-Indications
Activation Indication This indication signals that "ACT" been received that timer elapsed. This indication issued case applied DOUT analog loop-back operated. Activation Request AR-code signals that wake-up signal been received that start-up procedure commenced. Receiver synchronization been achieved. When already partially active only activation), indicates that "SAI" (1), i.e. S/T-interface become active. Deactivation This indication issued response DR-code (Pend. Deactivation, Tear Down) "Reset" "Test" states. Deactivation Indication Idle code IOM®-interface. Normally U-transceiver stays "Deactivated" state unless activation procedure started NT-side. Error Indication issued received ACT-bit (0). receiver indicates loss signal framing S/T-interface setting upstream ACT-bit (0). Utransceiver remains "Transparent" state. After signal level framing detected again, C/I-indication will issued anew. Error Indication This indication issued when U-transceiver been able activate successfully (expiry timer T1). Loss Signal Level U-transceiver entered failure condition after loss signal level (LSUE). 2001-07-16
DEAC
Data Sheet
24911
Functional Description
Re-Synchronization indication after loss framing (LOF) EI3, indication LT-side should react applying C/I-channel code RES1 allow U-transceiver enter "Receive reset" state reset receiver functions. Frame Jump This indication signals that either data buffer overflow/underflow been detected phase jump IOM®-timing signals occurred. FJ-code issued period U-Activation Indication UAI-code signals that line system synchronized both directions transmission (see also input Maintenance bits transmitted normally. Activation Request Maintenance Transmission maintenance bits possible.
Signals U-Interface signals SLx, transmitted U-interface defined Table "UInterface Signals" Page polarity overhead bits indicated follows: corresponds binary "0/1". corresponds binary "0/1". polarity transmitted UOA-bit depends received C/I-channel code:
sets UOA-bit binary AR0, sets UOA-bit binary other C/I-codes sets same value received bit. After deactivation UOA-bit binary until valid SAI-bit received.
Data Sheet
2001-07-16
24911
Functional Description
3.16.3
LT-States
This section describes functions states defined LT-mode.
Alerting
wake-up signal transmitted (T2) response activation request from side ARL). case analog loop-back, signal forwarded internally wake-up signal detector stored.
Alerting Error
When timer expired state "Alerting" before been detected then DFE-Q transits from state "Alerting" state "Alerting Error". Once "Alerting Error" been entered receiver must reset RES1.
Awake
"Awake" state entered upon receipt wake-up acknowledge signal from case activation started LT-side, timer restarted when "Awake" state entered.
Awake Error
"Awake Error" state equivalent "Awake" state, entered only when wake-up signal received while being "Receive reset" state. "Receive reset" state entered upon application C/I-channel code RES1, "Awake error" state assures that minimum amount time elapses between application RES1-code U-transceiver entering state training) which again reacts RES1-code. LT-side requested stop issuing command RES1 within after receipt C/I-channel code DOUT replace another command such idle code instance.
Deactivated (Full Reset)
"Deactivated" state device enter power consumption condition. power-down mode entered monitor messages expected. powerdown receiver parts interface deactivated while functions related IOM®-2-interface wake-up detector still active. signal sent U-interface, differential outputs AOUT BOUT U-transceiver waits wake-up signal from NT-side activation request (AR, AR0, ARL) from LT-side start activation procedure. Note that state "Deactivated" activation initiated ARX, tone been recognized before. This situation only resolved applying Therefore recommended apply always before ARX, UAR. recognition wake-up signal following procedure applies:
Data Sheet 2001-07-16
24911
Functional Description
detected periods transfer within "Deactivated" state into power-up power-up both differential outputs, AOUTx BOUTx, common mode level VDDmin/2 detected total consecutive periods transition criterion fulfilled, change next state, addition C/I-command given DIN. detected more than less than periods return power-down
input sensitivity stated V1.1 Data Sheet. There minimum level required specified meet transition criterion. power-up condition thus already entered lower level.
Converged
Upon EC-coefficients having converged, U-transceiver starts transmission signal waits receipt signal from (SEC). signal detected within nevertheless start-up procedure will continued. case analog loop-back, this state left immediately because compensates looped back transmit signal.
EC-Training
signal transmitted U-interface allow LT-receiver update EC-coefficients. "EC-training" state left when converged (LSEC) when timer elapsed. Timer allows start-up procedure proceed even LSEC high noise level U-interface instance, could detected.
EQ-Training
state "EQ-Training" equalizer coefficients trained minimum period Upon expiry timer state "EQ-Training entered.
Line Active
"Line Active" state, U-transceiver transmits transparently both directions. U-Interface synchronized maintenance channel operational. Utransceiver stays line-active state
during normal activation procedure while "ACT" received when analog loop-back established while C/I-command applied
case normal activation with call control, binary "0s" have applied channels IOM®-interface. After C/I-channel indication been issued, layer-2 receiver should fully operational prevent first layer-2 message issued NT-side upon receipt AI-code lost.
Data Sheet
2001-07-16
24911
Functional Description
Loss Signal
"Loss Signal" state entered upon detection failure condition i.e. loss receive signal (LSUE). C/I-channel indication issued. U-transceiver waits C/I-channel command RES1 enter "Receive Reset" state.
Loss Synchronization
"Loss Synchronization" state entered upon detection failure condition i.e. loss framing LT-receiver (LOF). ACT-bit C/I-channel indication issued. U-transceiver waits C/I-channel command RES1 enter "Tear Down Error" state subsequently "Receive Reset" state.
Pending Deactivation
"Pending Deactivation" transient state entered after receipt DR-code. DEA-bit "0". Timer assures that DEA-bit least three consecutive superframes before transmit level turned off.
Pending Transparent
"Pending Transparent" transient state entered upon detection left ACT-bit "1". purpose this state issue C/I-channel indication (corresponding "ready sending") after ACT-bit been LT-transceiver. This assures that under normal operating conditions AIindication issued first TE-side only afterwards LT-side. Thus layer-2 receiver already operational when first layer-2 message issued LT-side.
Reset
"Reset" state entered with unconditional command RES, respectively PinRES. left when RESQ inactive C/I-channel code received. DEAC output "Reset" state. U-transceiver does react receipt wake-up signal
Reset Loop
"Reset Loop" resets receiver order guarantee correct adaption echoand equalizer coefficients.
Receive Reset
"Receive Reset" state assures that period signal, especially wakeup signal sent U-interface, i.e. activation procedure started from LT-side. wake-up signal however, from NT-side acknowledged.
Data Sheet 2001-07-16
24911
Functional Description
Deactivated
state "S/T Deactivated" will entered received ACT- SAI-bits (0). this state signal SL3T, (0), transmitted downstream. IOM®-2-bus C/I-code issued while received (0). order initiate complete activation from deactivation state, needs UOA-bit (1). This will occur either following three conditions met:
AR(LT-activation) AR(TE-activation with exchange control [DIN UAR]) (1)(TE-activation without exchange control [DIN DC])
"S/T deactivated" will left received (1), code applied.
Tear Down
"Tear Down" state, transmission ceases order deactivate basic access, U-transceiver waits response signal level, LSU) from NT-side.
Tear Down Error
"Tear Down Error" state entered after loss framing been detected. Transmission ceases order deactivate basic access U-transceiver waits response signal level, LSU) from NT-side. EI3-indication transmitted after transition forced RES1 from wait-for-TN EQ-training states. case transition from "Loss synchronization" state sent.
Test
This "Test" mode entered when unconditional commands LTD, Pin-SSP applied. left when inactive again C/I-channel code RES1 received. Single pulses (SP) DEAC output "Test" state. Utransceiver does react receipt wake-up signal
Transparent
This "Transparent" state corresponds fully active state case normal activation call control. also entered case loop-back issues case single-channel loop-back LT-side informed that status "ready sending" reached (indication AI). NT-side loses transparency (receipt LT-side informed making I-channel indication EI2, state change performed. Upon reception ACT= indication issued again. S/T-interface deactivated (SAI (0)), device transferred deactivated state.
Data Sheet
2001-07-16
24911
Functional Description
Wait
"Wait U-transceiver waits response (tone from tone case analog loop-back) transmission wake-up signal response received within state left re-transmission wake-up tone This procedure repeated until detection tone until expiry timer this case C/I-channel indication issued, state change performed.
Data Sheet
2001-07-16
24911
Operational Description
Operational Description
scope this section describe DFE-Q V2.1 works behaves system environment. Activation/ deactivation control procedures exemplary given programmers reference.
Reset
There different ways apply reset, either hardware reset setting software reset applying 'C/I= RES' Hardware Reset hardware reset affects design components takes effect immediately (asynchronous reset style). clock signal other than 15.36 master clock required reset execution. Software Reset 'RES' resets receiver activation/deactivation state machine. Transmission stopped. unconditional command therefore applicable state. Unlike hardware reset, software reset triggered 'C/I= RES' 'C/I= RES1' only effect addressed line port. C/I= resets receiver activation/deactivation state machines. unconditional command. C/I= RES1 resets receiver functions. Transmission stopped. EC-, EQcoefficients zero. conditional command. remaining line ports, system interface, relay driver/ status pins other global functions affected. Note that clock signals must provided code processing.
Power Down
Each building block DFE-Q V2.1 optimized with respect power consumption support power down mode. Chapter 7.6.2 Page specified max. power consumption. DFE-Q V2.1 goes power down mode U-transceiver state DEACTIVATED. DFE-Q V2.1 leaves power down mode when wake tone (TN) been detected U-interface least internal control logic activation/deactivation procedures event driven power saved soon four lines transits 'Deactivated' state
Data Sheet 2001-07-16
24911
Operational Description Regarding DFE-Q V2.1 power down mode means that clock turned digital circuits (excluding IOM®-2 interface) power down mode timing signals delivered (CLS0, CLS3) internal control logic activation/deactivation procedures event driven power saved soon four lines transits DEACTIVATED state
Regarding connected power down mode means that signal sent U-interface only functions that necessary detect wake conditions kept active transmit path, receive path auxiliary functions analog line port switched power consuming mode when power down function activated. This implies following: ADC, relevant output tied GND. output buffer; outputs AOUTx/ BOUTx tied GND. internal voltage reference switched off. range loop functions deactivated.
Data Sheet
2001-07-16
24911
Operational Description
Layer Activation/ Deactivation Procedures
This chapter illustrates interactions during activation deactivation between station. activation initiated either stations involved. deactivation procedure initiated only exchange. This chapter shows user activate deactivate device under various circumstances. types start-up procedures supported U-transceiver: cold starts warm starts. Cold starts performed after reset require echo equalizer coefficients recalculated. This procedure typically completed after seconds depending line characteristic connected Cold starts recommended activations where line characteristic changed considerably since last deactivation. warm start procedure uses coefficient saved during last deactivation. therefore completed much faster (maximum ms). Warm starts however restricted activations where line characteristic changed significantly since last deactivation. Both start-up procedures differ only fact that device been transferred into RESET state cold start) prior activation. Activation initialization procedure both cases identical. following sections thus apply both warm cold startups. table below summarizes existing U-interface signals specified ETSI/ ANSI. Table
Signal
U-Interface Signals
Synch. Word (SW) signal present present present present signal present Superframe (ISW) NT-Modes signal absent absent present present LT-Modes signal absent M-Bits
SN3T
signal normal signal
signal normal normal signal
Data Sheet
2001-07-16
24911
Operational Description
Signal
Synch. Word (SW) present present present signal
Superframe (ISW) present present present Test Mode signal
normal
M-Bits normal normal normal signal
SL3T3)
Note: Alternating symbols Note: Must generated exchange Note: state 'Line Active' entered from state 'EQ-Training 2B+D data must clamped exchange until act= been received from NTside Note: 4)Alternating single pulses 12.5 duration spaced
Data Sheet
2001-07-16
24911
Operational Description
4.3.1
Complete Activation Initiated
Figure depicts procedure activation been initiated exchange side.
INFO INFO
Reference Point
INFO
(sai SL3T
INFO
SL3T
INFO
SN3T SL3T
S-Transceiver
U-Transceiver
DFE-Q V2.1
Layer-1 Controller
actbyLT_2b1q.emf
Figure
Data Sheet
Complete Activation Initiated
2001-07-16
24911
Operational Description activation protocol user interactions summarized below:
IOM®-2 <----- -----> <----- <----- <----- -----> <----- (1111B) (1111B) (0111B) (1111B) (1000B) (1100B) (1100B)
IOM®-2 CI/DC C/IDI (1111B) (1111B) (1000B) (1000B) (1001B) (0111B) <----- -----> <----- -----> -----> -----> Initial state "Deactivated" Start activation Activation proceeds Confirm that terminal active Activation complete
(1100B)
----->
4.3.2
Activation with ACT-Bit Status Ignored Exchange Side
ignores ACT-bit transmitted upstream from LT-activation been initiated with ,,AR0" instead ,,AR". Activation with C/I-command "AR0" forces state machine into state "Line Active" independently ACT-bit status transmitted upstream from network. Because activation with performed with UOA-bit "0", initially only partial activation started. setting MON-2 message S-interface activated well. Activation completed after ACT-bit evaluation been enabled with C/I-command "AR".
Data Sheet
2001-07-16
24911
Operational Description
INFO INFO
Reference Point
(sai SL3T SL3T
INFO INFO
SL3T SN3T SL3T
INFO
S-Transceiver
U-Transceiver
DFE-Q V2.1
Layer-1 Controller
actbyLT_ignact_2b1q.emf
Figure
Activation with ACT-Bit Status Ignored Exchange
Data Sheet
2001-07-16
24911
Operational Description activation protocol user interaction summarized below:
IOM®-2 <----- -----> (1111B) (1111B) IOM®-2 MON8 PACE MON2 (1111B) (1111B) (1101B) (1000B) (1001B) (0111B) BEH) FFH) <----- Initial state "Deactivated" -----> <----- -----> -----> -----> <----- <----- Start activation Enable control UOA-bit
<----- <-----
(0111B) (1111B)
<----- -----> <----- <-----
(1000B) (1100B) (1000B) (1100B) (1100B) (1000B) (1100B) (1101B) (0111B) -----> <----- -----> Confirm that terminal active ACT-bit status ignored Enable ACT-bit evaluation Activation complete
<-----
(1000B)
<----- Disable ACT-bit evaluation -----> ACT-bit status ignored
Data Sheet
2001-07-16
24911
Operational Description
4.3.3
Complete Activation Initiated
Figure depicts procedure activation been initiated terminal side.
INFO INFO INFO
Reference Point
SL3T
actby NT_2b1q.em
Figure
Complete Activation Initiated
When initiating activation from terminal side, must DEACTIVATED state. initiated activation successful downstream C/I-code must This case DEACTIVATED state been entered from RESET TEST state (the last code this case).
Data Sheet
2001-07-16
24911
Operational Description
IOM®-2 <----- -----> -----> <----- -----> -----> <----- <----- -----> <----- (1111B) (1111B) (0000B) (0111B) IOM®-2 (1111B) (1111B) <----- -----> Initial state "Deactivated"
Start IOM®-clocks U-transceiver powerup Start activation (1000B) (1001B) (0111B) -----> -----> -----> Activation proceeds Confirm that terminal active Activation complete
(1000B) release (1111B) (1000B) (1100B) (1100B)
(1100B)
----->
Data Sheet
2001-07-16
24911
Operational Description
4.3.4
Complete Deactivation
INFO INFO
Reference Point
SL3T SN3T
SL3T
DEAC
INFO INFO
S-Transceiver
U-Transceiver
DFE-Q V2.1
Layer-1 Controller
deac_2b1q.emf
Figure
Complete Deactivation
Deactivating U-interface initiated only exchange. deactivation started when device states LINE ACTIVE, PEND. TRANSPARENT TRANSPARENT.
IOM®-2
IOM®-2 DEAC (0000B) (0001B) (1111B) <----- -----> -----> Start deactivation Deactivation proceeds Deactivation complete 2001-07-16
<-----
(0000B)
Data Sheet
24911
Operational Description
IOM®-2 -----> <----- (1111B) (1111B) IOM®-2 Power down Deactivation complete
4.3.5
Partial Activation Only)
U-transceiver only partially activated S-interface remains deactivated. When partial activation initiated LT-side, exchange options: First, case C/I-command issued after partial activation complete, exchange issue before terminal initiated complete activation request accepted. This allows exchange retain full control, even case terminal initiated activation requests. Secondly exchange issue after been received. This allows terminal activate S-interface independently exchange. this case exchange control S-interface activation procedure. U-transceiver "Synchronized state after successful partial activation. DOUT C/I-message "DC" well LT-user data sent. While C/I-messages "DI" (1111B) "TIM" (0000B) received DIN, Utransceiver will transmit "SAI" upstream. other code results "SAI" sent. U-interface signal (i.e. (1)) will transmitted continuously regardless data DIN. will transmit user data transparently downstream (signal SL3T). case last C/I-command applied "UAR", retains activation control when activation request comes from terminal (confirmation with "AR" required. With "DC" applied DIN, initiated activations will completed without necessity exchange confirmation.
IOM®-2 <----- -----> (1111B) (1111B)
IOM®-2 [C/I (1111B) (1111B) (0111B) (1000B) (1001B) (0111B) (1111B)] <----- -----> <----- -----> -----> -----> <----- Initial state "Deactivated"
<----- <-----
(0111B) (1111B)
Start partial activation Activation proceeds Partial activation complete Exchange retains control S-interface activation
Data Sheet
2001-07-16
24911
Operational Description
INFO INFO
Reference Point
SL3T
(DC)
S-Transceiver
U-Transceiver
DFE-Q V2.1
Layer-1 Controller
actbyLT_uar_2b1q.emf
Figure
Only Activation
Data Sheet
2001-07-16
24911
Operational Description
4.3.6
Activation Initiated with Active
When already active, S-interface activated either exchange terminal. first case described here, second next section.
INFO INFO
Reference Point
SL3T
SL3T INFO INFO SL3T INFO SN3T SL3T S-Transceiver U-Transceiver DFE-Q V2.1
actbyLT_uactiv_2b1q.emf
Layer-1 Controller
Figure
Initiated Activation with U-Interface Active
S-interface activated from exchange with command "AR". "UOA" changes requesting S-interface activation.
Data Sheet
2001-07-16
24911
Operational Description
IOM®-2 <----- -----> (1111B) (1111B)
IOM®-2 [DC] (0111B) (1000B) <----- -----> <----- only activated [exchange retains control] Start complete activation
<----- -----> ----->
(1000B) (1100B) (1100B) (0111B) (1100B) -----> -----> (1000B) -----> Activation proceeds Confirm that terminal active Activation complete
<-----
(1100B)
Data Sheet
2001-07-16
24911
Operational Description
4.3.7
Activation Initiated with Active
When terminal requests activate S-interface (U-interface already active) cases occur: first case exchange retained control over S-interface activation. Then S-activation proceed only after explicit permission exchange with This situation discussed this section under "case second case exchange requested send order continue activation. This situation described "case this section. initiates complete activation with INFO leading "SAI" (1). Case requires exchange side acknowledge TE-activation sending "AR", Case activates completely without LT-confirmation. recognizes difference between types, procedure NT-side consequently identical both cases.
INFO INFO INFO
Reference Point
SL3T
SL3T
INFO INFO
SL3T
INFO SN3T SL3T S-Transceiver U-Transceiver DFE-Q V2.1
Layer-1 Controller
actbyNT_uactiv1_2b1q.emf
Figure
TE-Activation with Active Exchange Control (case
Data Sheet
2001-07-16
24911
Operational Description Case (controlled exchange)
IOM®-2 <----- -----> -----> (1111B) (1111B) (1000B) IOM®-2 (0111B) (0111B) <----- -----> only activated Terminal requests activation Exchange notified request Exchange permits S-activation
<----- -----> (1000B) (1100B)
(1000B) (1000B)
-----> <-----
Confirm that terminal active (0111B) (1100B) -----> -----> Activation complete
<-----
(1100B)
Data Sheet
2001-07-16
24911
Operational Description
INFO INFO INFO
Reference Point
SL3T
SL3T
INFO INFO
SL3T
INFO SN3T SL3T S-Transceiver U-Transceiver DFE-Q V2.1
Layer-1 Controller
actbyNT_uactiv2_2b1q.emf
Figure
TE-Activation with Active Exchange Control (case
Case control exchange)
IOM®-2 <----- -----> -----> (1111B) (0011B) (1000B)
IOM®-2 <----- -----> only activated
(0111B)
<----- -----> (1000B) (1100B)
(1000B)
----->
Terminal requests activation Exchange notified proceeding S-activation Confirm that terminal active
<-----
(1100B)
(0111B) (1100B)
-----> ----->
Activation complete
Data Sheet
2001-07-16
24911
Operational Description
4.3.8
Deactivating S/T-Interface Only
following shows procedure deactivating S-interface only while leaving U-interface active. Deactivation S-interface only initiated from exchange setting "UOA" (0).
INFO INFO
Reference Point
SL3T SN3T
INFO INFO
SL3T
SL3T
(DC)
S-Transceiver
U-Transceiver
DFE-Q V2.1
Layer-1 Controller
deacST_2b1q.emf
Figure
Deactivation Only
IOM®-2 <----- -----> <----- (1100B) (1100B) (0000B)
IOM®-2 (1100B) (1000B) (0111B) -----> <----- <----- Initial state: layer activated
Deactivate S-interface only
Data Sheet
2001-07-16
24911
Operational Description
IOM®-2 -----> <----- (1111B) (1111B) IOM®-2 [C/I (0111B) (1111B)] -----> <----- S-interface deactivated Exchange retains
control
Maintenance Test Functions
This chapter summarizes features provided DFE-Q V2.1 support maintenance functions system measurements. Three main groups distinguished: maintenance functions close open test loopbacks features facilitating recognition transmission errors test modes required system measurements next sections describe these test maintenance functions implemented used applications.
4.4.1
Test Loopbacks
Test loopbacks specified national PTTs order facilitate location defect systems. Four different loopbacks defined. position each loopback illustrated Figure
S-BUS Loop S-Transceiver
IOM®-2
Loop U-Transceiver
IOM®-2
Loop U-Transceiver U-Transceiver Loop U-Transceiver
IOM®-2
Loop Layer-1 Controller U-Transceiver
IOM®-2
Repeater (optional)
Exchange
IOM-2
Loop Layer-1 Controller U-Transceiver
loop_2b1q.em
Figure
Test Loopbacks
Data Sheet
2001-07-16
24911
Operational Description Loopbacks controlled exchange. Loopbacks closed DFE-Q V2.1 itself whereas loopbacks remote controlled closed repeater Loopback closed controlled terminal. four loopback types transparent. This means bits that looped back will also passed onwards normal manner. propagation delay D-channel data identical loopbacks. Beside remote loopback stimulation EOC- MON-channel DFE-Q V2.1 features also direct loopback control register set. next sections describe these loopbacks closed opened using C/I- MON-commands.
4.4.1.1
Analog Loopback (No.1)
Loopback closed DFE-Q V2.1 near U-interface possible. this reason called analog loopback. range attenuation receive path active. Transparent analog signals will still passed U-interface. result NT-station will activated well. Only internal loopback signal processed. Signals receive pins ignored. this reason device stays "Line Active" state (upstream ACT-bit cannot received). Loopback Activation Before analog loopback closed device should have been reset into state "Deactivated" first before Loop-back closed. Then C/I-command (activation request loopback) must applied continuously long loopback requested. Loopback Deactivation order open analog loopback again device should reset applying I-command reset). This ensures that echo coefficients equalizer coefficients will converge correctly when activating next time. example below demonstrates control loopbacks
IOM®-2 <-----
IOM®-2 (1111B) -----> (1010B) <----- Close loopback
(1111B)
Data Sheet
2001-07-16
24911
Operational Description IOM®-2 <----- IOM®-2 (1000B) -----> Activation proceeds (1001B) -----> (0111B) -----> Activation complete, closed (0001B) <----- Open loopback reset U-transceiver
(1000B)
4.4.1.2
Loopback No.2 Overview
loopback several alternatives exist. Both type loopback location vary. Three loopback types belong loopback category: Complete loopback, U-transceiver downstream device B1-channel loopback, always performed U-transceiver B2-channel loopback, always performed U-transceiver loop variations closed near IOM®-interface possible. Complete Loopback complete loopback comprises both B-channels D-channel. closed either U-transceiver itself downstream device. propagation delay D-channel data identical. Single Channel Loopback Single channel loopbacks always performed within U-transceiver. this case digital data DOUT will directly back into DIN. This also applies complete loopback closed U-transceiver. Normally loopback controlled from exchange MON-0 commands LBBD, LB2. loop requests recognized executed automatically U-transceiver automode selected. loopback functions latched This allows channel channel looped back simultaneously. loopbacks opened again upon reception command RTN. Transparency Data sent downstream will passed transparent independently closed loopbacks.
Data Sheet
2001-07-16
24911
Operational Description
4.4.1.3
Loopback No.2 Complete Loopback
Upon receiving EOC-command LBBD automode, U-transceiver does close loopback immediately. Because intention this loopback test complete U-transceiver passes complete loopback request next downstream device (e.g. S-Transceiver). This achieved issuing C/I-code "Transparent" state states different than "Transparent". downstream device able close complete loopback, MON-8-message LBBD returned U-transceiver. This turn will close complete loopback within U-transceiver itself D-channels). remaining IOM®-information (monitor, C/I-channel well bits still read from IOM®-2-interface. this reason still possible layer-2 device deactivate despite fact that loopbacks controlled exchange. Figure illustrates these options.
S-Transceiver 2B+D
AIL/ARL
U-Transceiver
Auto-Mode
EOC= "LBBD"
MON-8 "LBBD"
Layer-1 Controller
lp2bymon8.emf
Figure
Complete Loopback Options
complete loopback opened again U-transceiver (e.g. IEC-Q, 2091) when command MON-8-command NORM received. reset required loopback line stays active ready data transmission. typical procedure closing opening complete loopback demonstrated examples below. There always operated automode. Complete Loopback Automode (NT-side):
IOM®-2
IOM®-2
(1000B) (1100B) (1000B) <---- (0111B) ----> U-interface activated without terminal confirmation with
<---- (--->
Data Sheet
2001-07-16
24911
Operational Description IOM®-2
<----
IOM®-2
(1100B) MON-0 LBBD (1100B) ----> (50H) <---- terminal confirmation) Close complete loop (EOC) Request downstream device close complete loopback Receive acknowledgment
<---- <----
MON-0 LBBD
(1110B) (50H) MON-0 LBBD (50H) ---->
---->
MON-8 LBBD
(F1H)
MON-0 <---- MON-0 (FFH) MON-0
(FFH)
<----
downstream device can't close, loop closed U-transceiver Open loopbacks loopbacks opened Receive acknowledgment
(FFH)
---->
Data Sheet
2001-07-16
24911
Operational Description Complete Loopback Transparent Mode side): IOM®-2
---> <---
IOM®-2
(1100B) (1100B) MON-0 LBBD (1000B) <---- (1100B) ----> (50H) <---- U-interface activated
Close complete loop (EOC) Request passes transparently U-transceiver Transmit acknowledgment Close complete loop
<----
MON-0 LBBD MON-0 LBBD MON-8 LBBD MON-0 MON-0 MON-8 NORM
(50H)
---> ---> <---- ---> --->
(50H) (F1H) (FFH) (FFH) (FFH)
MON-0 LBBD (50H)
---->
MON-0 MON-0
(FFH) (FFH)
<---- ---->
Request open loops Receive acknowledgment Open loopbacks
4.4.1.4
Loopback No.2 Single Channel Loopbacks
Single channel loopbacks always performed directly U-transceiver. difference between B1-channel B2-channel loopback control procedure exists. They therefore discussed together. automode B1-channel closed EOC-command LB1. causes channel loopback. Because these functions latched, both channels looped back simultaneously sending first command close channel followed command remaining channel. transparent mode single channels closed corresponding MON-8commands. Single channel loopbacks resolved same manner described complete loopback, either command MON-8 command NORM. deactivated while single loopbacks closed. Typical procedures closing opening single channel loopbacks given examples below. There always operated automode.
Data Sheet
2001-07-16
24911
Operational Description Single-Channel Loopback Automode (NT-side): IOM®-2
---> <---
IOM®-2
(1100B) (1100B) MON-0 (1000B) (1100B) (51H) (51H) (52H) <---- ----> <---- ----> <---- U-interface activated
<---
MON-0 (51H) MON-0 MON-0
<---
MON-0 (52H) MON-0 (52H) MON-0 (FFH) ----> <----
<---
MON-0
(FFH) MON-0 (FFH) ---->
Close loop (EOC) Loop closed Receive acknowledgment Close loopback (EOC) Loop-back closed Receive acknowledgment Open loopbacks loopbacks opened
Receive acknowledgment
Single-Channel Loopback Transparent Mode (NT-side): IOM®-2
---> <---
IOM®-2
(1100B) (1100B) MON-0 (1000B) <---- (1100B) ----> (51H) <---- U-interface activated
<--- ---> ---> <--- ---> --->
MON-0 MON-0 MON-8 MON-0 MON-0 MON-8
(51H) (51H) (F4H) (52H) (52H) (F2H) MON-0 (52H) MON-0 MON-0 (51H) (52H)
---> --->
MON-0 (FFH) MON-8 (FFH) NORM
MON-0 MON-0
(FFH) (FFH)
----> <---- ----> <----- ----->
Close loop (EOC) Request passes transparent Transmit acknowledgment Close loop Close loop (EOC) Request passes transparent Transmit acknowledgment Close loop closed Request open loops Receive acknowledgment Open loopbacks
Data Sheet
2001-07-16
24911
Operational Description
4.4.1.5
Local Loopbacks Featured Register LOOP
Besides standardized remote loopbacks DFE-Q V2.1 features additional local loopbacks enhanced test debugging facilities. local loopbacks that featured internal register LOOP shown Figure They closed DFE-Q V2.1 itself. register LOOP configured whether digital local looback closed only and/or ISDN-BA channels whether loopback closed towards IOM®-2 interface towards U-Interface. TRANS LOOP register allows selection transparent nontransparent loopback mode. transparent mode data both passed looped back. non-transparent mode data forwarded substituted (idle code). Note: digital framer/deframer loopback (DLB) always transparent. Besides loopbacks system interface further digital loopback, Framer/ Deframer loopback, provided. allows test digital functions 2B1Q Utransceiver besides signal processing blocks. However, activation procedure possible closing Framer/Deframer Loopback. Therefore, before loop closed, DFE-Q V2.1 must transparent state, e.g. applying C/I-command 'Data Through DT'. state 'Deactivated', then subsequent activation fails.
Data Sheet
2001-07-16
24911
Operational Description
LOOP.LB1=1 LOOP.LB2=1 LOOP.LBBD= LOOP.U/IOM=
LOOP.LB1=1 LOOP.LB2=1 LOOP.LBBD= LOOP.U/IOM=
DFE-Q V2.1
Protocol Processing Unit
2B1Q Encode Scram bler Fram
Echo Cance ller
Filter
IOM®
Equalizer 2B1Q Decoder Scram bler Fram System Interface Unit
Recove
Activation/Deactivation Controller
LOOP.DLB=
DFE-Q V2.1
Protocol Processing Unit
2B1Q Encode Echo Cance ller
Filter
Scram bler
Fram System Interface Unit
IOM®
Recovery
Equalizer
2B1Q Decoder
Scram bler
Fram
Activation/Deactivation Controller
loopreg.em
Figure
Data Sheet
Loopbacks Featured Register LOOP
2001-07-16
24911
Operational Description
4.4.2
Error Rate Counter
error rate monitoring DFE-Q V2.1 features 16-bit Error Rate counter (BERC) line. function channel selective. user direct that measurement performed only B1-, Dchannel. Prerequisite that corresponding loop addressed channel(s) been closed side before command. Operation: respective loopback command transmitted (EOC message LBBD, LB1, LB2). system sets respective channel 'all zeros'. respective lineport adressed setting LP_SEL register. BERC counter reset '0000' reading register BERC. BERC counter started after some time (full round trip delay) selecting channel checked bits TEST.BER. BERC stop
Other recent searches
TBF-1608-245-R2L - TBF-1608-245-R2L TBF-1608-245-R2L Datasheet
TAV-541+ - TAV-541+ TAV-541+ Datasheet
S826TB - S826TB S826TB Datasheet
ML4812 - ML4812 ML4812 Datasheet
DDU37F - DDU37F DDU37F Datasheet
BC327-xBK - BC327-xBK BC327-xBK Datasheet
BC328-xBK - BC328-xBK BC328-xBK Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
